Non-linear feedback control for energy efficient on-chip streaming computation

Industrial Embedded Systems - IES'2006

Volumn , Issue , 2006, Pages

  Alimonda, Andrea ^a   Carta, Salvatore ^a   Acquaviva, Andrea ^b   Pisano, Alessandro ^a  

^a UNIVERSITY OF CAGLIARI   (Italy)

^b UNIVERSITY OF URBINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; CONSERVATION; CONTROL THEORY; DYNAMIC MODELS; DYNAMIC PROGRAMMING; EIGENVALUES AND EIGENFUNCTIONS; ELECTRIC NETWORK ANALYSIS; ENERGY EFFICIENCY; ENERGY POLICY; FEEDBACK; FEEDBACK CONTROL; INTEGRATED CIRCUITS; MILITARY DATA PROCESSING; VOLTAGE STABILIZING CIRCUITS;

CONTROL-THEORETIC APPROACH; CYCLE ACCURATE; DYNAMIC VOLTAGE SCALING (DVS) POLICIES; DYNAMIC VOLTAGE/FREQUENCY SCALING (DVFS); ENERGY AWARE; ENERGY CONSUMPTION; ENERGY EFFICIENT; MULTIPROCESSOR SIMULATION; NON-LINEAR; ON CHIPS; RUN TIME; SYSTEM BEHAVIORS;

EMBEDDED SYSTEMS;

EID: 46149085669     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IES.2006.357456     Document Type: Conference Paper

References (23)

1. A. Alimonda, A. Acquaviva, S. Carta, A. Pisano, "A Control Theoretic Approach to Run-Time Energy Optimization of Pipelined Elaboration in MPSoCs". Design, Automation and Test in Europe (DATE), 2006.
2. S. Carta, A. Alimonda, A. Acquaviva, A. Pisano and L. Benini, "A Control Theoretic Approach to Energy Efficient Pipelined Computation in MPSoCs". To appear on Transaction on Embedded Computing Systems (TECS), 2006.
3. A. Andrei, M. Schmitz, P.Eles, Z.Peng, and B.M. AlHashimi. "Simultaneous Communication and Processor Voltage Scaling for Dynamic and Leakage Energy Reduction in Time-Constrained Systems". ICCAD04, pages 362-369, 2004.
4. A. Andrei, M. Schmitz, P.Eles, Z.Peng, and B.M. Al-Hashimi. "Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems". DATE04, pages 518-523, 2004.
5. ARM Intelligent Energy Manager, '"Dynamic Power Control for Portable Devices,'" www.arm.com/products/CPUs/cpu-arch-IEM.html, 2005.
6. K. Flautner, T.N. Mudge, '"Vertigo: Automatic Performance-Setting for Linux,'", OSDI 2002.
7. C. Im, H. Kim, S. Ha, '"Dynamic Voltage Scaling Technique for Low-Power Multimedia Applications using Buffers,'" ISLPED01, pages 34-39, 2001.
8. D. Lackey, P. Zuchowski, D. Bedhar, T.R. aand Stout, S. Gould, and J. Cohn. "Managing power and performance for systems-on-chip designs using voltage islands ". Int. Conf. on CAD, pages 195-202, November 2002.
9. Z. Lu, J. Lach, M. Stan, '"Reducing Multimedia Decode Power using Feedback Control,'" ICCD03, pages 489-496, 2003.
10. Y. Lu, L. Benini, G. De Micheli, '"Dynamic Frequency Scaling with Buffer Insertion for Mixed Workloads,'" IEEE Transactions on computer aided design of integrated circuits and systems, 21(11), pages 1284-1305, 2002.
11. Z. Lu, J. Hein, M. Humphrey, M. Stan, J. Lach, K. Skadron, "Control Theoretic Dynamic Frequency and Voltage Scaling for Multimedia Workloads", CASES02, pages 156-163, 2002.
12. A. Levant, "Sliding order and sliding accuracy in sliding mode control", Int. J. of Control, vol. 58, pp. 1247-1263, 1993.
13. G. Bartolini, A. Ferrara, A. Levant and E. Usai "On Second Order Sliding Mode Controllers", in Variable Structure Systems, Sliding Mode and Nonlinear Control, K.D. Young and U. Ozguner (Eds.), Lecture Notes in Control and Information Sciences, Springer-Verlag, vol. 247, pp. 329-350, 1999.
14. W. Thies, M. I. Gordon, M. Karczmarek, J. Lin, D. Maze, R. M. Rabbah and S. Amarasinghe, "Language and Compilers Design for Streaming Applications", In Poceedings of the 18th International Parallel and Distribuited Processing Symposium (IPDPS'04), 2004.
15. P. Juang, Q. Wu, L.-S. Peh, M. Martonosi and D.W. Clark, "Coordinated, Distribuited, Formal Energy Management of Chip Multiprocessors", In Poceedings of ISLPED'05, August 8-10, 2005.
16. MPARM multiprocessor simulation environment, http://www-micrel. deis.unibo.it/sitonew/research/mparm.html
17. N. Pazos, A. Maxiaguine, P. Ienne, and Y. Leblebici, '"Parallel modelling paradigm in multimedia applications: Mapping and scheduling onto a multi-processor system-on-chip platform,'" In Proceedings of the International Global Signal Processing Conference, September 2004.'
18. D. Pham et al. "The design and implementation of a first generation CELL processor". IEEE/ACM ISSCC, pp. 184-186, 2005. July 2003.
19. M. Ruggiero, A. Acquaviva, D. Bertozzi, L. Benini, '"Application- Specific Power-Aware Workload Allocation for Voltage Scalable MPSoC Platforms,'" ICCD05, pages 87-93, 2005.
20. P. Van der Wolf, P. Lieverse, M. Goel, D. La Hei, K. Vissers, "An MPEG-2 Decoder Case Study as a Driver for a system level design methodology," International Symposium on HardwareSoftware Codesign 1999.
21. Q. Wu, et al. "Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors". Proc. Intl Conf. Architectural Support for Programming Languages and Operating Systems, ASPLOS 04, ACM Press, pp. 248-259, 2004.
22. Q. Wu, P. Juang, M. Martonosi, L.-S. Peh and D.W. Clark. "Formal Control Techniques for Power-Performance Management". IEEE Micro, Sept./Oct. issue, pg. 52-62, 2005.
23. D. Zhu, R. Melhem, and B. Childers. "Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems". IEEE Trans, on Parallel and Distributed Systems, 14:686-700, July 2003.