-
1
-
-
0036911575
-
Frame-based dynamic voltage and frequency scaling for a MPEG decoder
-
November
-
K. Choi, K. Dantu, W. Cheng, and M. Pedram. Frame-based dynamic voltage and frequency scaling for a MPEG decoder. In Proceedings of International Conference on Computer Aided Design, pages 732-37, November 2002.
-
(2002)
Proceedings of International Conference on Computer Aided Design
, pp. 732-737
-
-
Choi, K.1
Dantu, K.2
Cheng, W.3
Pedram, M.4
-
6
-
-
0034878269
-
Dynamic voltage scheduling technique for low-power multimedia applications using buffers
-
August
-
C. Im, H. Kim, and S. Ha. Dynamic voltage scheduling technique for low-power multimedia applications using buffers. In International Symposium on Low Power Electronics and Design, pages 34-39, August 2001.
-
(2001)
International Symposium on Low Power Electronics and Design
, pp. 34-39
-
-
Im, C.1
Kim, H.2
Ha, S.3
-
9
-
-
0036641752
-
Feedback control real-time scheduling: Framework, modeling, and algorithms
-
C. Lu, J. A. Stankovic, G. Tao, and S. H. Son. Feedback control real-time scheduling: Framework, modeling, and algorithms. Real-Time Systems Journal, 23:85-126, 2002.
-
(2002)
Real-Time Systems Journal
, vol.23
, pp. 85-126
-
-
Lu, C.1
Stankovic, J.A.2
Tao, G.3
Son, S.H.4
-
10
-
-
0036864780
-
Dynamic frequency scaling with buffer insertion for mixed workloads
-
November
-
Y. Lu, L. Benini, and G. D. Micheli. Dynamic frequency scaling with buffer insertion for mixed workloads. IEEE Transactions on computer-aided design of integrated circuits and systems, 21 (11): 1284-1305, November 2002.
-
(2002)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.21
, Issue.11
, pp. 1284-1305
-
-
Lu, Y.1
Benini, L.2
Micheli, G.D.3
-
12
-
-
77953004688
-
Control-theoretic dynamic frequency and voltage scaling for multimedia workloads
-
October
-
Z. Lu, J. Hein, M. Humphrey, M. Stan, J. Lach, and K. Skadron. Control-theoretic dynamic frequency and voltage scaling for multimedia workloads. In Proceedings of the 2002 International Conferences on Compilers, Architecture, and Synthesis for Embedded Systems, pages 156-163, October 2002.
-
(2002)
Proceedings of the 2002 International Conferences on Compilers, Architecture, and Synthesis for Embedded Systems
, pp. 156-163
-
-
Lu, Z.1
Hein, J.2
Humphrey, M.3
Stan, M.4
Lach, J.5
Skadron, K.6
-
14
-
-
0345272496
-
Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling
-
February
-
G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In Proceedings of 8th International Symposium on High-Performance Computer Architecture (HPCA'02), February 2002.
-
(2002)
Proceedings of 8th International Symposium on High-Performance Computer Architecture (HPCA'02)
-
-
Semeraro, G.1
Magklis, G.2
Balasubramonian, R.3
Albonesi, D.H.4
Dwarkadas, S.5
Scott, M.L.6
-
16
-
-
0002242752
-
A feedback-driven proportion allocator for real-rate scheduling
-
February
-
D. C. Steere, A. Goel, J. Gruenburg, D. McNamee, C. Pu, and J. Walpole. A feedback-driven proportion allocator for real-rate scheduling. In Proceedings of the Third Symposium on Operating System Design and Implementation, pages 145-158, February 1999.
-
(1999)
Proceedings of the Third Symposium on Operating System Design and Implementation
, pp. 145-158
-
-
Steere, D.C.1
Goel, A.2
Gruenburg, J.3
McNamee, D.4
Pu, C.5
Walpole, J.6
|