|
Volumn 11, Issue 4, 2007, Pages 117-122
|
Interface characterization in III-V CMOS nanoelectronics
a a a a b b c c d d d |
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
GALLIUM ALLOYS;
GALLIUM COMPOUNDS;
HIGH-K DIELECTRIC;
INDIUM ALLOYS;
LOGIC GATES;
SEMICONDUCTING INDIUM GALLIUM ARSENIDE;
SEMICONDUCTOR ALLOYS;
DEFECT CONCENTRATIONS;
DIFFUSION PROCESS;
HIGH-K GATE STACKS;
INTERFACE CHARACTERIZATION;
LOW CONCENTRATIONS;
METAL GATE MATERIALS;
SULFUR PASSIVATION;
TRANSISTOR STRUCTURE;
DIELECTRIC MATERIALS;
|
EID: 45249088756
PISSN: 19385862
EISSN: 19386737
Source Type: Conference Proceeding
DOI: 10.1149/1.2779553 Document Type: Conference Paper |
Times cited : (1)
|
References (12)
|