Multimode reconfigurable wireless terminals: A first step toward software defined radio

ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference

Volumn , Issue , 2006, Pages 42-49

  Castello, Rinaldo ^a   Manstretta, Danilo ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER SOFTWARE; COST REDUCTION; MULTIMEDIA SYSTEMS; QUALITY OF SERVICE; TELEPHONE SETS; WIRELESS TELECOMMUNICATION SYSTEMS;

ADAPTIVE CIRCUITS; BUILDING BLOCKS; MULTIMEDIA APPLICATIONS; WIRELESS TERMINALS;

RADIO SYSTEMS;

EID: 44649105528     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.2006.307527     Document Type: Conference Paper

References (21)

1. Third Generation Partnership Project (3GPP), "Feasibility Study on 3GPP system to WLAN interworking," 3GPP TR 22.934 v6.2.0, 2003, www.3gpp.org
2. F. Agnelli, G. Albasini, I. Bietti, A. Gnudi, A. Lacaita, D. Manstretta, R. Rovatti, E. Sacchi, P. Savazzi, F. Svelto, E. Temporiti, S. Vitali, R. Castello, "Wireless multi-standard terminals: system analysis and design of a reconfigurable RF front-end," in IEEE Circuits and Systems Magazine, vol. 6, no. 1, pp. 38-59, 2006
3. J. Mitola III, "Software radios-survey, critical evaluation and future directions", National Telesystems Conference 1992, pp.13/15-13/23, 19-20 May 1992
4. J. Sevenhans, A. Vanwelsenaers, J. Wenin, J. Baro, "An integrated Si bipolar RF transceiver for a zero IF 900 MHz GSM digital mobile radio frontend of a hand portable phone," Proceedings of the IEEE 1991 CICC, pp.7.7/1-7.7/4, 12-15 May 1991
5. D. Manstretta, M. Brandolini, F. Svelto, "Second-order intermodulation mechanisms in CMOS downconverters," IEEE Journal of Solid-State Circuits, vol.38, no.3, pp. 394-406, Mar 2003
6. A. Liscidini, M. Brandolini, D. Sanzogni, R. Castello, "A 0.13μm CMOS Front-End for DCS1800/UMTS/802.11b-g With Multiband Positive Feedback Low-Noise Amplifier," IEEE Journal of Solid- State Circuits, vol. 41, no. 4, pp. 981-989, Apr. 2006.
7. P. Rossi, A. Liscidini, M. Brandolini, F. Svelto, "A variable gain RF front-end, based on a Voltage-Voltage feedback LNA, for multistandard applications," IEEE Journal of Solid-State Circuits, vol. 40 , no. 3, pp. 690-697, March 2005.
8. E. Sacchi, I. Bietti, S. Erba, L. Tee, P. Vilmercati, R. Castello, "A 15 mW, 70 kHz 1/f corner direct conversion CMOS receiver," Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, pp. 459-462, 21-24 Sept. 2003
9. A. Liscidini, C. Ghezzi, E. Depaoli, G. Albasini, I. Bietti, R. Castello, "Common Gate Trasnformer Feedback LNA in a High IIP3 Current Mode RF CMOS Front-End," to be presented at IEEE 2006 Custom Integrated Circuits Conference, Sept. 2006
10. E. Temporiti, G. Albasini, I. Bietti, R. Castello, M. Colombo, "A 700- kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications," IEEE Journal of Solid-State Circuits, vol.39, pp.1446-1454, Sept. 2004
11. A. Baschirotto, R. Castello, F. Campi, G. Cesura, M. Toma, R. Guerrieri, R. Lodi, L. Lavagno, P. Malcovati, "Baseband analog front-end and digital back-end for reconfigurable multi-standard terminals," IEEE Circuits and Systems Magazine, vol.6, no.1, pp. 8-28, First Quarter 2006
12. S. D'Amico, V. Giannini, A. Baschirotto, "A 1.2V-21dBm OIP3 4thorder active-gm-RC reconfigurable (UMTS/WLAN) filter with onchip tuning designed with an automatic tool," Proceedings of the 31st ESSCIRC, pp. 315-318, 12-16 Sept. 2005
13. I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters," IEEE Transactions on Circuits and Systems II, vol.47, no.3, pp.185-196, Mar 2000
14. E. J. Siragusa, I. Galton, "Gain error correction technique for pipelined analogue-to-digital converters," Electronics Letters , vol.36, no.7, pp.617-618, 30 Mar 2000
15. J. Li; U-K Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy," IEEE Transactions on Circuits and Systems II, vol.50, no.9, pp. 531-538, Sept. 2003
16. W. Audoglio, E. Zuffetti, G. Cesura, R. Castello, "A 6-10 bits Reconfigurable 20MS/s Digitally Enhanced Pipelined ADC for Multi-Standard Wireless Terminals", to be presented at ESSCIRC, Sept 2006
17. E: Hegazi, A. A. Abidi, "A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35μm CMOS," IEEE Journal of Solid-State Circuits, vol. 38, pp. 782-792, May 2003
18. G. Albasini, L. Mori, I. Bietti, "A multi-standard WLAN RF frontend transmitter with single-spiral dual-resonant tank loads", to be presented at ESSCIRC, Sept 2006
19. Guermandi, D.; Tortori, P.; Franchi, E.; Gnudi, A., "A 0.83-2.5-GHz continuously tunable quadrature VCO," IEEE Journal of Solid-State Circuits, vol.40, no.12, pp. 2620-2627, Dec. 2005
20. R. B. Staszewski, D. Leipold, K. Muhammad, P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.50, no.11, pp. 815-828, Nov. 2003
21. R. Tonietto, E. Zuffetti, I. Bietti, R. Castello, "A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter", to be presented at ESSCIRC, Sept. 2006