Practical repeater insertion for low power: What repeater library do we need?

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 30-35

  Liu, Xun ^a   Peng, Yuantao ^a   Papaefthymiou, Marios C ^b  

^a North Carolina State University   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Interconnect; Low power; Repeater insertion

Indexed keywords

INTERCONNECT; LOW POWER; REPEATER INSERTION; SUBOPTIMAL DESIGNS;

ALGORITHMS; COMPUTATIONAL METHODS; LAGRANGE MULTIPLIERS; OPTICAL INTERCONNECTS; PROBLEM SOLVING; VLSI CIRCUITS;

COMPUTER AIDED DESIGN;

EID: 4444348455     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. V. Adler and E. G. Friedman. Repeater design to reduce delay and power in resistive interconnect. IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, 45(5):607-616, May 1998.
2. H. B. Bakoglu. Circuits, Interconnects, and Packaging for VLSI, Reading, MA: Addison-Wesley, 1990.
3. K. Banerjee and A. Mehrotra. A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans. VLSI Systems, 49(11):2001-2007, Nov. 2002.
4. C.-C. N. Chu and D. F. Wong. Closed form solution to simultaneous buffer insertion/sizing and wire sizing. In Inter. Symp. on Physical Design, Apr. 1997.
5. J. Cong, L. He, C. K. Koh, and P. H. Madden. Performance optimization of VLSI interconnect layout. Integration, the VLSI Journal, 21(1):1-94, Jan. 1996.
6. J. Cong, T. Kong, and D. Z. Pan. Buffer block planning for interconnect-Driven floorplanning. In Inter. Conf. on Computer-Aided Design, Nov. 1999.
7. G. S. Garcea, N. P. van der Meijs, and R. H. Otten. Simultaneous analytical area and power optimization for repeater insertion. In Inter. Conf. on Computer-Aided Design, Nov. 2003.
8. M. Kang, W. Dai, T. Dillinger, and D. LaPotin. Delay bounded buffered tree construction for timing driven floorplanning. In Inter. Conf. on Computer-Aided Design, Nov. 1997.
9. P. Kapur, G. Chandra, and K. C. Saraswat. Power estimation in global interconnect and its reduction using a novel repeater optimization methodology. In Design Automation Conference, June 2002.
10. R. Li, D. Zhou, J. Liu, and X. Zeng. Power-optimal simultaneous buffer insertion/sizing and wire sizing. In Inter. Conf. on Computer-Aided Design, Nov. 2003.
11. W. Liao and L. He. Full-chip interconnect power estimation and simulation considering concurrent repeater and flip-flop insertion. In Inter. Conf. on Computer-Aided Design, Nov. 2003.
12. J. Lillis, C. K. Cheng, and T.-T. Y. Lin. Optimal wire sizing and buffer insertion for low power and a generalized delay model. In Inter. Conf. on Computer-Aided Design, Nov. 1995.
13. H. Zhou, D. F. Wong, I. M. Liu and A. Aziz. Simultaneous routing and buffer insertion with restrictions on buffer locations. IEEE Trans. Computer Aided Design of Intergrated Circuits and System, 19(7):819-824, 2000.
14. A. Nalamalpu and W. P. Burleson. Repeater insertion in deep sub-micron CMOS: Ramp-based analytical model and placement sensitivity analysis. In International Symposium on Circuits and Systems, May 2000.
15. A. Nalamalpu and W. P. Burleson. A practical approach to DSM repeater insertion: Satisfying delay constraints while minimizing area and power. In IEEE International ASIC/SOC Conference, Sept. 2001.
16. R. Otten. Global wires harmful? In Inter. Symp. on Physical Design, Apr. 1998.
17. D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In Inter. Conf. on Computer-Aided Design, Nov. 1998.
18. D. Sylvester and K. Keutzer. A global wiring paradigm for deep submicron design. IEEE Trans. CAD, 19(2):242-252, Feb. 2000.
19. L. P. P. P. van Ginneken. Buffer placement in distributed re-tree networks for minimal elmore delay. In Proc. Intl. Symposium on Circuits and Systems, 1990.
20. C. Y. Wu and M. Shiau. Delay models and speed improvement techniques for RC tree interconnections among small geometry CMOS VLSI. Journal of Solid-State Circuits, 25(10):1247-1256, Oct. 1990.