Performance impact of task-to-task communication protocol in network-on-chip

Proceedings - International Conference on Information Technology: New Generations, ITNG 2008

Volumn , Issue , 2008, Pages 1101-1106

  Bagherzadeh, Nader ^a   Matsuura, Masaru ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SONY CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

MULTI-PROCESSOR SYSTEM-ON-CHIP (MPSOC); NETWORK-ON-CHIP (NOC); TASK-TO-TASK COMMUNICATION PROTOCOL;

COMPUTER SOFTWARE; LOGIC DESIGN; MICROPROCESSOR CHIPS;

NETWORK PROTOCOLS;

EID: 44049094189     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITNG.2008.109     Document Type: Conference Paper

References (14)

1. Arteris. A comparison of network-on-chip and busses, 2005.
2. J. H. Bahn et al. On design and analysis of a feasible network-on-chip (noc) architecture. In Proc. of ITNG, pages 1033-1038. IEEE Computer Society, 2007.
3. L. Benini et al. Networks on chips: A new soc paradigm. Computer, 35(1):70-78, 2002.
4. T. Bjerregaard et al. A survey of research and practices of network-on-chip. ACM Comput. Surv., 38(1):1, 2006.
5. W. J. Dally et al. Route packets, not wires: on-chip inteconnection networks. In Proc. of DAC, pages 684-689. ACM Press, 2001.
6. C. J. Glass et al. The turn model for adaptive routing. J. ACM, 41(5):874-902, 1994.
7. K. Goossens et al. Æthereal network on chip: Concepts, architectures, and implementations. IEEE Des. Test, 22(5):414-421, 2005.
8. J. Hu et al. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In Proc. of DATE, page 10234. IEEE Computer Society, 2004.
9. R. L. Moigne et al. A generic rtos model for real-time systems simulation with systemc. In Proc. of DATE, page 30082. IEEE Computer Society, 2004.
10. U. Y. Ogras et al. Key research problems in noc design: a holistic perspective. In Proc. of CODES+ISSS, pages 69-74, 2005.
11. A. Radulescu et al. An efficient on-chip ni offering guaranteed services, shared-memory abstraction, and flexible network configuration. IEEE Trans. on CAD of Integrated Circuits and Systems, 24(1):4-17, 2005.
12. D. Seo et al. Near-optimal worst-case throughput routing for two-dimensional mesh networks. In Proc. of ISCA, pages 432-443. IEEE Computer Society, 2005.
13. STMicroelectronics. Patented spidergon topology gives soc leader decisive advantage in next soc wave, 2005.
14. S. Vangal et al. An 80-tile 1.28tflops network-on-chip in 65nm cmos. In ISSCC Digest of Technical Papers., pages 98,589. IEEE International, 2007.