A parameterized power-aware IP core generator for the 2-D 8×8 DCT/IDCT

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Ju, Rei Chin ^a   Chen, Jia Wei ^a   Guo, Jiun In ^a   Chen, Tien Fu ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; COMPUTATIONAL METHODS; DATA REDUCTION; ENERGY DISSIPATION; MATHEMATICAL TRANSFORMATIONS; SIGNAL ENCODING;

GROUP DISTRIBUTED APPROACH (GDA); IP GENERATORS; POWER CONSUMPTION; VIDEO APPLICATIONS;

SIGNAL GENERATORS;

EID: 4344570343     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. N. Ahmed, T. Natarajan, and K. R. Rao," Discrete cosine transform," IEEE Trans. Comm., vol. COM-23, pp.90-93, Jan. 1974.
2. nd ed. New York: Academic, 1982.
3. P. Pirsch, N, Demassieux, and W. Gehrke, "VLSI architectures for video compression - a survey," Proceedings of the IEEE, vol. 83, no. 2, pp. 220-246, Feb. 1995.
4. Y. P. Lee, et.al, "A cost effective architecture for 8 × 8 two-dimensional DCT/IDCT using direct method," IEEE Trans. on CSVT, vol. 7, no. 3, pp. 459-467, June 1997.
5. S. F. Haiso, W. R. Shiue, and J. M. Tseng "Design and implementation off a novel linear-array DCT/IDCT processor with complexity of order log2N," IEE Proc. VISP, vol. 147, no. 5, pp.400-408, Oct. 2000.
6. S. F. Hsiao and J. M. Tseng, "New matrix formulation for two-dimensional DCT/IDCT computation and its distributed-memory VLSI implementation," IEE Proc. VISP. vol. 149, no. 2, pp.97-107, April 2002.
7. N. I. Cho and S. U. Lee, "DCT algorithms for VLSI parallel implementation," IEEE Trans. on ASSP., vol. 38, no. 1, pp. 121-127, 1990.
8. J. I. Quo, C. M. Liu, and C. W. Jen, "A new array architecture for prime length discrete cosine transform," IEEE Trans. on SP. vol. 41, no. 1, pp. 436-442, 1993.
9. L. W. Chang, and M. C. Wu, "A unified systolic array for discrete cosine and sine transforms," IEEE Trans. on SP, vol. 39, no. 1, pp. 192-194, 1991.
10. A. Madisetti and A. N. Willson, Jr., "A 100MHz 2-D 8 × 8 DCT/IDCT processor for HDTV applications," IEEE Trans. on CSVT, vol. 2, no. 2, pp. 135-146, 1992.
11. S. Molloy and R. Jain," A 110-K transistor 25-Mpixels/s configurable image transform processor unit," IEEE JSSC, vol. 33, no. 1, pp.86-97, Jan. 1998.
12. H. Lim, V. Piuri, and E. E. Swartzlander Jr., "A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms," IEEE Trans. on Computers, vol. 49, no. 12, pp.1297-1309, Dec. 2000.
13. J. I. Guo, C. M. Liu, and C. W. Jen, 'The efficient memory-based VLSI arrays for DFT and DCT," IEEE Trans. on CAS-II, vol. 39, no. 10, pp. 723-733, 1992.
14. M. T. Sun, T.C. Chen, and A. M. Gottlieb, "VLSI implementation of a 16×16 discrete cosine transform," IEEE Trans. on CAS, vol. 36, no. 4, pp. 610-616, 1989.
15. D. Slawecki and W. Li, "DCT/IDCT processor design for high data rate image coding," IEEE Trans. on CSVT, vol. 2, no. 2, pp. 135-146, 1992.
16. D. W. Kim, et. Al., "A compatible DCT/IDCT architecture using hardwired distributed arithmetic," Proc. ISCAS'2001, pp. II457-II460, 2001
17. H. C. Karathanasis, "A low ROM distributed arithmetic implementation of the forward/inverse DCT/DST using rotations," IEEE Trans. on CE., vol. 41, no. 2, pp.263-272, May 1995.
18. Y. H. Hu and Z. Wu, "An efficient CORDIC array structure for the implementation of discrete cosine transform," IEEE Trans. on SP, vol. 43, no. 1, pp.331-336, Jan. 1995.
19. T. S. Chang, C. S. Kung, and C. W. Jen,"A simple processor core design for DCT/IDCT," IEEE Trans. on CSVT, vol. 10, No. 3, pp.439-447, April 2000.
20. J. I. Quo, Rei-Chin Ju, and Jia-Wei Chen, "An Efficient 2-D DCT/IDCT Core Design using Cyclic Convolution and Adder-based Realization," to be published in IEEE Trans. on CSVT, 2004.
21. J. I. Guo, "An Efficient Parallel Adder Based Design for One Dimensional Discrete Cosine Transform," IEE Proc. CDS, vol.147, no. 5, pp.276-282, Oct. 2000.
22. TSMC 0.25μm process 2.5-volt SAGE™ standard cell library, 1999.
23. H. C. Chen, J. I. Guo, and C. W. Jen, "A New Group Distributed Arithmetic Design for the One Dimensional Discrete Fourier Transform," Proc. ISCAS'2002, pp. I1421-I1424, 2002.
24. rd edition by Kluwer Academic Publishers, 2002.
25. M. Bhardwaj, R. Min, and A. P. Chandrakasan, "Quantifying and enhancing power awareness of VLSI systems," IEEE Trans. VLSI, pp.757-772, Dec. 2001.
26. R. Amirtharajah, T. Xanthopoulos, and A. P. Chandrakasan, "Power scalable processing using distributed arithmetic." Proc. ISLPED'1999, pp.170-175, Aug. 1999.