A simple processor core design for DCT/IDCT

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 10, Issue 3, 2000, Pages 439-447

  Chang, Tian Sheuan ^a,b   Kung, Chin Sheng ^b   Jen, Chein Wei ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

DCT IDCT; H.263; Processor

Indexed keywords

ALGORITHMS; CAMERAS; CMOS INTEGRATED CIRCUITS; COSINE TRANSFORMS; MATRIX ALGEBRA; MICROPROCESSOR CHIPS;

DISCRETE COSINE TRANSFORM; INDISCRETE COSINE TRANSFORM; PROCESSOR CORE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0033872951     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.836290     Document Type: Article

References (30)

1. K. R. Rao and J. J. Hwang, Techniques and Standards for Image, Video and Audio Coding. Englewood Cliffs, NJ: Prentice-Hall, 1996.
2. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression - A survey," Proc. IEEE, vol. 83, pp. 220-246, Feb. 1995.
3. M. Kovac and N. Ranganathan, "JAGUAR: A VLSI architecture for JPEG image compression standard," Proc. IEEE, vol. 83, pp. 247-258, Feb. 1995.
4. M. T. Sun, T. C. Chen, and A. M. Gottlieh, "VLSI implementation of a 15 x 16 discrete cosine transform," IEEE Trans. Circuits Syst., vol. 36, pp. 610-617, Apr. 1989.
5. A. Madisetti and A. N. Wilson Jr., "A 100 Mhz 2-D 8 x 8 DCT/IDCT processor for HDTV applications," IEEE Trans.Circuits Syst. Video Technol., vol. 5, pp. 158-164, Apr. 1995.
6. C. Chen, T. Chang, and C. Jen, "The IDCT processor on the adder-based distributed arithmetic," in Proc. Symp. VLSI Circuits, 1996, pp. 36-37.
7. C.-Y. Hung and P. Landman, "Compact inverse discrete cosine transform circuit for MPEG video decoding," in Proc. IEEE Workshop Signal Processing Systems, 1997, pp. 364-373.
8. Y. Katayama, T. Kitsuki, and Y. Ooi, "A block processing unit in a single-chip MPEG-2 video encoder LSI," in Proc. IEEE Workshop Signal Processing Systems, 1997, pp. 459-468.
9. R. Rambaldi, A. Ugazzoni, and R. Guerrieri, "A 35 μW 1.1 V gate array 8 x 8 IDCT processor for video-telephony," Proc. IEEE ICASSP, vol. 5, pp. 2993-2996, 1998.
10. K. Okamoto et al., "A DSP for DCT-based and wavelet-based video codecs for consumer applications," IEEE J. Solid-State Circuits, vol. 32, pp. 460-467, Mar. 1997.
11. T. Xanthopoulos and A. Chandrakasan, "A low-power IDCT macrocell for MPEG2 MP@ML exploiting data distribution properties for minimal activity," in Proc. Symp. VLSI Circuits, 1998, pp. 38-39.
12. H. S. Hou, "A fast recursive algorithm for computing the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, pp. 1455-1461, Oct. 1987.
13. C. Loeffler, A. Ligtenberg, and G. S. Moschytz, "Practical fast 1-D DCT algorithms with 11 multiplications," Proc. IEEE ICASSP, vol. 2, pp. 988-991, 1989.
14. N. I. Cho and S. U. Lee, "Fast algorithm and implementations of 2-D DCT," IEEE Trans. Circuits Syst., vol. 38, pp. 297-305, Mar. 1991.
15. Y.-P. Lee, T.-H. Chen, L. G. Chen, M. J. Chen, and C. W. Ku, "A cost-effective architecture for 8 x 8 two-dimensional DCT/IDCT using direct method," IEEE Trans. Video Technol., vol. 7, pp. 459-467, June 1997.
16. J. Golston, "Single-chip H.324 videoconferencing," IEEE Micro., vol. 16, pp. 21-33, Aug. 1996.
17. W. Houl, "An 8 x 8 Discrete Cosine Transform Implementation on the TMS320C25 or TMS320C30," Texas Instruments, Application Rep. SPRA115, 1997.
18. TMS320C62x Assembly Benchmarks (1997). [Online]. Available: http://www.ti.com/sc/docs/dsps/products/c6000/62xbench.htm
19. M. Yoshida, H. Ohtomo, and I. Kuroda, "A new generation 16-bit general purpose programmable DSP and its video rate application," in IEEE Workshop on VLSI Signal Processing, 1993, pp. 93-101.
20. I. Kuroda, "Processor architecture driven algorithm optimization for fast 2-D-DCT," in IEEE Workshop on VLSI Signal Processing VIII, 1995, pp. 481-490.
21. D. R. Bull and D. H. Horrocks, "Primitive operator digital filters," IEE Proc. Circuits Devices Syst., vol. 138, no. 3, pp. 401-412, June 1991.
22. A. G. Dempster and M. D. Macleod, "Constant integer multiplication using minimum adders," Proc. IEE Circuits Devices Syst., vol. 141, no. 5, Oct. 1991.
23. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, vol. 42, pp. 569-577, Sept. 1995.
24. R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II, vol. 43, pp. 677-688, Oct. 1996.
25. M. Potkonjak, M. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Computer-Aided Design, vol. 15, pp. 151-165, Feb. 1996.
26. A. Peled and B. Liu, "A new hardware realization of digital filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-22, pp. 456-462, Dec. 1974.
27. S. A. White, "Applications of distributed arithmetic to digital sequence processing: A tutorial review," IEEE ASSP Mag., vol. 6, pp. 5-19, July 1989.
28. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
29. "Compass 0.6 Micron 5-Volt High Performance Standard Cell Library" (document), Compass, PASSPORT Library, Compass design Automation, San Jose, CA, 1996.
30. IEEE Standard Specifications for the Implementations of 8 x 8 Inverse Discrete Cosine Transform, IEEE Std. 1180-1190.