A 110-K transistor 25-MPixels/s configurable image transform processor unit

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 1, 1998, Pages 86-97

  Molloy, Stephen ^a,b,c,d,e   Jain, Rajeev ^{a,b,d,f,g,h,i,j}  

^a IEEE   (United States)

^b Engineering IV   (United States)

^c RENSSELAER POLYTECHNIC INSTITUTE   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e SMPTE ^*  (United States)

^f INDIAN INSTITUTE OF TECHNOLOGY   (India)

^g UNIVERSITY OF LEUVEN   (Belgium)

^h SIEMENS AG   (Germany)

ⁱ IMEC   (Belgium)

^j UNIVERSITY OF CALIFORNIA   (United States)

more..

Author keywords

Digital signal processors; Discrete cosine transform; Image coding; Vector quantization; Video signal processing

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; IMAGE CODING; MATHEMATICAL TRANSFORMATIONS; SIGNAL FILTERING AND PREDICTION; VECTOR QUANTIZATION;

DISCRETE COSINE TRANSFORM; IMAGE TRANSFORM ALGORITHMS; SOFTWARE PROGRAMMABLE PROCESSOR;

VIDEO SIGNAL PROCESSING;

EID: 0031647478     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.654940     Document Type: Article

References (25)

1. Digital Compression and Coding of Continuous-Tone Still Images, ISO/IEC 10918, 1991.
2. Information Technology-Coding of Moving Pictures and Associated Audio for Digital Storage Media at Up to About 1.5 Mbit/s - Part 2: Video, ISO/IEC 11172-2: 1993(E).
3. Video Codec for Audio Visual Services at p × 64 Kb/s, ITU-T Recommendation H.261, 1993.
4. M. Bolton et al., "A complete single-chip implementation of the JPEG image compression standard," in IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1991, pp. 12.2.1-12.2.4.
5. J. Fandrianto et al., "A 50 MHz vision processor," in IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1991, pp. 12.3.1-12.3.3.
6. S. Bose et al., "A single chip multistandard video codec," in IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1993, pp. 11.4.1-11.4.4.
7. S. Rao et al., "A real-time P × 64/MPEG video encoder chip," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1993, pp. 32-33.
8. D. Brinthaupt et al., "A video decoder for H.261 video teleconferencing and MPEG stored interactive video applications," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1993, pp. 34-35.
9. H. Gharavi, "Subband coding algorithms for video applications: Videophone to HDTV-conferencing," IEEE Trans. Circuits Syst. Video Technol., vol. 1, June 1991.
10. C. Reader, "MPEG4: Coding for content, interactivity, and universal accessibility," Opt. Eng., vol. 35, no. 1, pp. 104-108, Jan. 1996.
11. P. Ruetz et al., "A high-performance full-motion video chip set," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 111-122, June 1992.
12. W. Fang et al., "Systolic tree-searched vector quantizer for real-time image compression," presented at VLSI Signal Processing IV, 1991.
13. P. Ruetz, "The architectures and design of a 20 MHz real-time DSP chip set," IEEE J. Solid-State Circuits, vol. 24, Jan. 1989.
14. J. Goto et al., "A 250 MHz 16b 1-million transistor super-high-speed video signal processor," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1991, pp. 254-255.
15. H. Yamauchi et al., "Architecture and implementation of a highly parallel single-chip video DSP," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 207-220, June 1992.
16. D. Chen and J. Rabaey, "A reconfigurable multiprocessor IC for rapid prototyping of real-time datapaths," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1992, pp. 74-75.
17. L. Liu et al., "An interleaved/retimed architecture for the lattice wave digital filter," IEEE Trans. Circuits Syst., vol. 38, Mar. 1991.
18. P. Pirsch, "VLSI architectures and implementations for video and HDTV," in Dig. UCSB/CIPR Conf. Video/HDTV Signal Processing, May 1992, pp. 129-151.
19. T. Yamazaki and M. Ohki, "Multi-purpose inner-product processor LSI for video rate signal processing," presented at IEEE Workshop on VLSI Signal Processing, Nov. 1990.
20. R. Jain, A. Madisetti, and R. Baker, "An integrated circuit design for pruned tree search vector quantization encoding with an off-chip controller," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 147-158, June 1992.
21. M. Nagamatsu et al., "A 15-ns 32 × 32-b CMOS multiplier with an improved parallel structure," IEEE J. Solid-State Circuits, vol. 25, Apr. 1990.
22. IEEE standards specification for the implementation of 8 × 8 inverse discrete cosine transforms, IEEE Standard 1180-1990, Mar. 1991.
23. J. Norsworthy et al., "A parallel image processing chip," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1988, pp. 158-159.
24. S. Molloy et al., "An 80 K-transistor configurable 25 MPixel/s video compression processor unit," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1994, pp. 78-79.
25. C. Shung, R. Jain, K. Rimey et al., "An integrated CAD system for algorithm-specific IC design," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., pp. 447-463, Apr. 1991.