A synthesis tool for CMOS RF low-noise amplifiers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 5, 2008, Pages 977-982

  Tulunay, Gülin ^a   Balkir, Sina ^a  

^a UNIVERSITY OF NEBRASKA LINCOLN   (United States)

Author keywords

Low noise amplifier (LNA); Noise figure (NF); Radio frequency (RF) circuit synthesis; Simulated annealing (SA); Volterra series

Indexed keywords

LOGIC DESIGN; LOW NOISE AMPLIFIERS; MEASUREMENT THEORY; OPTIMIZATION;

NOISE FIGURE (NF); RADIO FREQUENCY (RF) CIRCUIT SYNTHESIS; VOLTERRA SERIES;

CMOS INTEGRATED CIRCUITS;

EID: 42649092124     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.917579     Document Type: Article

References (26)

1. J.-S. Goo et al., "A noise optimization technique for integrated low-noise amplifiers," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 994-1002, Aug. 2002.
2. P. Andreani and H. Sjöland, "Noise optimization of an inductively degenerated CMOS low noise amplifier," IEEE Trans. Circuits Syst. II, Analog Digit Signal Process., vol. 48, no. 9, pp. 835-841, Sep. 2001.
3. S. Ganesan, E. Sanchez-Sinencio, and J. Silva-Martinez, "A highly linear low-noise amplifier," IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4079-4085, Dec. 2006.
4. Y.-H. Yu, Y Chen, and D. Heo, "A 0.6-V low power UWB CMOS LNA," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 3, pp. 229-231, Mar. 2007.
5. J. Ramos, K. Francken, G. Gielen, and M. Steyaert, "An efficient, fully parasitic-aware power amplifier design optimization tool," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1526-1534, Aug. 2005.
6. R. Gupta, B. M. Ballweber, and D. J. Allstot, "Design and optimization of CMOS RF power amplifiers," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 166-175, Feb. 200.1.
7. J. Park, K. Choi, and D. J. Allstot, "Parasitic-aware RF circuit design and optimization," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 10, pp. 1953-1966, Oct. 2004.
8. K. Choi and D. J. Allstot, "Parasitic-aware design and optimization of a CMOS RF power amplifier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 16-25, Jan. 2006.
9. C. D. Ranter et al., "CYCLONE: Automated design and layout of RF LC-oscillators," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 10, pp. 1161-1170, Oct. 2002.
10. M. del Mar Hershenson et al., "Design and optimization of LC oscillators," in Proc. ICCAD, Nov. 1999, pp. 65-69.
11. G. Zhang, A. Dengi, and L. R. Carley, "Automatic synthesis of A 2.1 GHz SiGe low noise amplifier," in Proc. RFIC Symp., Jun. 2002, pp. 125-128.
12. S. Kaitharam, C. Rajagopal, and A. Nunez-Aldana, "SRFCC: Synthesis of RF CMOS circuits," in Proc., Midwest Symp. Circuits Syst., Aug. 2000, vol. 2, pp. 497-500.
13. M. Ranjan et al., "Use of symbolic performance models in layoutinclusive RF low noise amplifier synthesis," in Proc., IEEE Int. Behavioral Model Simul. Conf., Oct. 2004, pp. 130-134.
14. A. Bhaduri et al., "Parasitic-aware synthesis of RF LNA circuits considering quasi-static extraction of inductors and interconnects," in Proc. Midwest Symp. Circuits Syst., Jul. 2004, vol. 1, pp. I-477-I-480.
15. M. Chu and D. J. Allstot, "Elitist nondominated sorting genetic algorithm based RF IC optimizer," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 3, pp. 535-545, Mar. 2005.
16. P. Vancorenland, C. D. Ranter, M. Steyaert, and G. Gieten, "Optimal RF design using smart evolutionary algorithms," in Proc. DAC, Jun. 2000, pp. 7-10.
17. A. Agarwal and R. Vemuri, "Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits," in Proc. IEEE ICCAD, Nov. 2005, pp. I-430-I-436.
18. F. V. Fernández, A. Rodriguez-Vázquez, J. L. Huertas, and G. G. Gielen, Symbolic. Analysis Techniques-Applications to Analog Design Automation. New York: IEEE Press, 1998.
19. R. A. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits Devices Mag., vol. 5, no. 1, pp. 19-26, Jan. 1989.
20. G. Alpaydin, S. Balkir, and G. Dündar, "An evolutionary approach to automatic synthesis of high-performance analog integrated circuits," IEEE Trans. Evol. Comput., vol. 7, no. 3, pp. 240-252, Jun. 2003.
21. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1999.
22. D. G.-W. Yee, "A design, methodology for highly-integrated low-power receivers for wireless communications," Ph.D. dissertation, Univ. California, Berkeley, Berkeley, CA, 2001.
23. M. T. Terrovitis and R. G. Meyer, "Intermodulation distortion in currentcommutating CMOS mixers," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1461-1473, Oct. 2000.
24. J. Nocedal and S. J. Wright, Numerical Optimization. New York: Springer-Verlag, 1999.
25. G. Tulunay and S. Balkir, "Design automation of single-ended LNAs using symbolic analysis," in Proc. ISCAS. Kobe, Japan, May 2005, pp. 1294-1297.
26. G. Tulunay and S. Balkir, "Automatic synthesis of CMOS RF front-ends," in Proc. ISCAS, Kos Island, Greece, May 2006, pp. 625-628.