Parasitic-aware design and optimization of a CMOS RF power amplifier

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 1, 2006, Pages 16-25

  Choi, Kiyong ^a   Allstot, David J ^a  

^a University of Washington   (United States)

Author keywords

Power amplifiers (PAs); Radio frequency (RF) amplifiers; UHF amplifiers

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC BREAKDOWN; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; SENSITIVITY ANALYSIS; SIMULATED ANNEALING;

PARASITIC-AWARE DESIGN; RADIO FREQUENCY (RF) AMPLIFIERS; UHF AMPLIFIERS;

POWER AMPLIFIERS;

EID: 31344480174     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.854608     Document Type: Article

References (13)

1. R. A. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits Devices Mag., no. 1, pp. 19-26, Jan. 1989.
2. D. J. Allstot, K. Choi, and J. Park, Parasitic-Aware RF IC Design and Optimization. Boston, MA: Kluwer, 2003.
3. K. Choi, D. J. Allstot, and S. Kiaei, "Parasitic-aware synthesis of RF CMOS switching power amplifiers," in Proc. IEEE Int. Symp. Circuit Syst., 2002, pp. 269-272.
4. D. J. Allstot, K. Choi, M. Mar, M. Rubeiz, C. J. R. Shi, and R. Ward, "Parasitic-aware synthesis of CMOS RF power amplifiers via simultaneous topology selection and device sizing," in Proc. Int. Conf. Commun. Circuits Syst., 2002, pp. 1243-1247.
5. K. Choi and D. J. Allstot, "Parasitic-aware design and optimization of RF power amplifiers," Proc. IEE Circuits, Devices Syst., vol. 149, pp. 369-375, Oct.-Dec. 2002.
6. J. Park, K. Choi, and D. J. Allstot, "Parasitic-aware design and optimization of a fully integrated CMOS wide-band amplifier," in Proc. Asia South Pacific Design Automation Conf., 2003, pp. 904-907.
7. N. O. Sokal and A. D. Sokal, "Class-E: A new class of high-efficiency tuned single-ended switching power amplifiers," IEEE J. Solid-State Circuits, vol. SSC-10, no. 6, pp. 168-176, Jun. 1975.
8. F. H. Raab, "Idealized operation of the class-E tuned power amplifier," IEEE Trans. Circuits Syst., vol. CAS-24, no. 12, pp. 725-735, Dec. 1977.
9. R. Gupta and D. J. Allstot, "Parasitic-aware design and optimization of CMOS RF integrated circuits," in Proc. IEEE Radio Frequency IC Symp., 1998, pp. 325-328.
10. R. Gupta and D. J. Allstot, "Parasitic-aware design and optimization of CMOS RF IC," in IEEE MTT-S Int. Microw. Symp., 1998, pp. 1867-1870.
11. K.-C. Tsai and P. R. Gray, "A 1.9 GHz 1-W CMOS class-E power amplifier for wireless communications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 962-970, Jul. 1999.
12. T. Sowlati and D. Leenaerts, "A 2.4 GHz 0.18 μm CMOS self-biased cascode power amplifier with 23 dBm output power," in Proc. IEEE Int. Solid-State Circuits Conf., 2002, p. 294, 295, 467.
13. D. Raicu, "Design of planar, single-layer microwave baluns," in IEEE MTT-S Int. Microwave Symp., 1998, pp. 801-804.