A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 3, 2008, Pages 234-238

  Haftbaradaran, Afshin ^a   Martin, Kenneth W ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Analog to digital converter (ADC); calibration; sample time mismatch; skew; time interleaved

Indexed keywords

CALIBRATION; DATA COMMUNICATION SYSTEMS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

ERROR CALIBRATION; SAMPLE-TIME MISMATCH; TIME INTERLEAVED;

ANALOG TO DIGITAL CONVERSION;

EID: 42149113366     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.918970     Document Type: Article

References (21)

1. W. Black and D. Hodges, “Time interleaved converter arrays,” IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 1022–1029, Dec. 1980.
2. N. Kurosawa, H. Kobayashi, K. Maruyama, K. Sugawara, and K. Kobayashi, “Explicit analysis of channel mismatch effects in time-in-terleaved ADC systems,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 38, no. 3, pp. 261–271, Mar. 2001.
3. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijo, “A 20 GS/s 8b ADC with a 1 MB memory in 0.18 μm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 318–496.
4. K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami, “A 4GSample/s 8b ADC in 0.35 pm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2002, pp. 166–457.
5. K. Poulton, K. L. Knudsen, J. Kerley, J. Kang, J. Tani, E. Cornish, and M. VanGrouw, “An 8-GSa/s 8-bit ADC system,” in Dig. IEEE Symp. VLSI Circuits, Jun. 1997, pp. 23–24.
6. K. Poulton and J. J. Corcoran, “A 1-GHz 6-bit ADC system,” IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 962–970, Dec. 1987.
7. S. Gupta, M. Choi, M. Interfield, and J. Wang, “A 1-GS/s 11-b time-interleaved ADC in 0.13-μm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf, Feb. 2006, pp. 576–577.
8. Y. C. Jenq, “Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizer,” IEEE Trans. Instrum. Meas., vol. 37, no. 2, pp. 245–251, Jun. 1988.
9. Y. C. Jenq, “Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed wave-form digitizer using interleaving,” IEEE Trans. Instrum. Meas., vol. 39, no. 1, pp. 71–75, Jun. 1990.
10. H. Jin and E. K. F. Lee, “A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 7, pp. 603–613, Jul. 2000.
11. J. Elbornsson, F. Gustafsson, and J. Eklund, “Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 151–158, Jan. 2004.
12. S. M. Jamal, D. Fu, N. C. J. Chang, P. J. Hurst, and S. H. Lewis, “A 10-b 120-Msamples/s time-interleaved analog-to-digital converter with digital background calibration,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618–1627, Dec. 2002.
13. S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, “Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 130–139, Jan. 2004.
14. S. Huang and B. C. Levy, “Blind calibration of timing offsets for four-channel time-interleaved A/D converters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 4, pp. 863–876, Apr. 2007.
15. S. Huang and B. C. Levy, “Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 6, pp. 1278–1288, Jun. 2006.
16. V. Divi and G. Wornell, “Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs,” in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 3390–3393.
17. T. Tsai, P. J. Hurst, and S. H. Lewis, “Time-interleaved analog-to-digital converters for digital communications,” in Proc. Conf. Circuits, Signals Syst., Nov. 2004, pp. 193–198.
18. H. Meyr, M. Moenclaey, and S. Fechtel, Digital Communication Receivers vol. 2: Synchronization, Channel Estimation, and Signal Processing. New York: Wiley, 1997.
19. A. Haftbaradaran and K. Martin, “A background compensation technique for sample-time errors in time-interleaved A/D converters,” in Proc. IEEE Midwest Symp. Circuits Syst., Aug. 2005, vol. 2, pp. 1011–1014.
20. A. Haftbaradaran and K. Martin, “Mismatch compensation techniques using random data for time-interleaved A/D converters,” in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 3402–3405.
21. A. Haftbararadaran and K. Martin, “A sample-time error compensation technique for time-interleaved ADC systems,” in Proc. IEEE Custom Integr. Circuits Conf, Sep. 2007, pp. 341–344.