Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 130-139

  Jamal, Shafiq M ^a   Fu, Daihong ^b   Singh, Mahendra P ^a   Hurst, Paul J ^c   Lewis, Stephen H ^c  

^a MARVELL SEMICONDUCTOR INC   (United States)

^b MAXIM INTEGRATED PRODUCTS   (United States)

^c University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; ERROR CORRECTION; ERROR DETECTION; FIR FILTERS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

MIXED SIGNAL SYSTEMS; SIGNAL-TO-NOISE-AND-DISTORTION RATIO; TIME INTERLEAVED ANALOG-TO-DIGITAL CONVERTER; TIMIMG ERROR;

MIXER CIRCUITS;

EID: 4644225364     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821302     Document Type: Article

References (23)

1. W. C. Black, Jr. and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, pp. 1022-1029, Dec. 1980.
2. K. Poulton, J. J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," IEEE J. Solid-State Circuits, vol. SC-22, pp. 962-970, Dec. 1987.
3. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, pp. 245-251, June 1988.
4. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: a robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," IEEE Trans. Instrum. Meas., vol. 39, pp. 71-75, Feb. 1990.
5. A. Petraglia and S. K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
6. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
7. C. S. G. Conroy, D. W. Cline, and P. R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits, vol. 28, pp. 447-454, Apr. 1993.
8. K. Nakamura, M. Hotta, L. R. Carley, and D. J. Allstot, "An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-183, Mar. 1995.
9. K. Y. Kim, N. Kusayanagi, and A. A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, Mar. 1997.
10. K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, "An analog background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1912-1919, Dec. 1998.
11. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
12. K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, "A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 1998, pp. 13-16.
13. H. Jin and E. K. F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs," IEEE Trans. Circuits Syst. II, vol. 47, pp. 603-613, July 2000.
14. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, vol. 48, pp. 261-271, Mar. 2001.
15. L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," IEEE J. Solid-State Circuits, pp. 1048-1055, July 2001.
16. S. M. Jamal, D. Fu, S. H. Lewis, and P. J. Hurst, "A 10-bit 120 Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, pp. 1618-1627, Dec. 2002.
17. A. V. Oppenheim and R. W. Schafer, Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
18. B. Porat, A Course in Digital Signal Processing. New York: Wiley, 1997.
19. Y. C. Eldar and A. V. Oppenheim, "Filterbank reconstruction of bandlimited signals from nonuniform and generalized samples," IEEE Trans. Signal Processing, vol. 48, pp. 2864-2875, Oct. 2000.
20. W. Namgoong, "Finite-length synthesis filters for nonuniformly time-interleaved analog-to-digital converter," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, May 2002, pp. 815-818.
21. J. L. Brown Jr., "Multi-channel sampling of low-pass signals," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 101-106, Feb. 1981.
22. A. Papoulis, "Generalized sampling expansion," IEEE Trans. Circuits Syst., vol. CAS-24, pp. 652-654, Nov. 1977.
23. L. R. Rabiner and R. W. Schafer, Digital Processing of Speech Signals. Englewood Cliffs, NJ: Prentice-Hall, 1978.