Time-interleaved analog-to-digital converters for digital communications

Proceedings of the IASTED International Conference on Circuits, Signals, and Systems

Volumn , Issue , 2004, Pages 193-198

  Tsai, Tsung Heng ^a   Hurst, Paul J ^a   Lewis, Stephen H ^a  

^a University of California   (United States)

Author keywords

Analog circuits; Calibration; Communication systems; Digital signal processing

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; CALIBRATION; CMOS INTEGRATED CIRCUITS; COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; EQUALIZERS; ERROR DETECTION; GAIN CONTROL; MATHEMATICAL MODELS; SIGNAL TO NOISE RATIO;

ADAPTIVE LOOPS; ANALOG CIRCUITS; ANALOG SIGNALS; SNDR;

DIGITAL COMMUNICATION SYSTEMS;

EID: 11144254605     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Z. Wu, J. M. Cioffi, & K. D. Fisher, A MMSE interpolated timing recovery scheme for the magnetic recording channel, IEEE International Conference on Communications, 3(6), 1997, 1625-1629.
2. C. S. G. Conroy, D. W. Cline, & P. R. Gray, An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS, IEEE Journal of Solid-State Circuits, 28(4), 1993, 447-454.
3. A. Petraglia & S. K. Mitra, Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizers, IEEE Trans. Instrum. and Meas., 40(5), 1991, 831-835.
4. K. C. Dyer, D. Fu, S. H. Lewis, & P. J. Hurst, An analog background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, 33(12), 1998, 1912-1919.
5. D. Fu, K. C. Dyer, S. H. Lewis, & P. J. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, 33(12), 1998, 1904-1911.
6. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, & K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems, IEEE Transactions on Circuits and Systems I, 48(3), 2001, 261-271.
7. S. M. Jamal, D. Fu, S. H. Lewis, & P. J. Hurst, A 10-bit 120 Msample/s time-interleaved analog-to-digital converter with digital background calibration, IEEE Journal of Solid-State Circuits, 37(12), 2002, 1618-1627.
8. H. Jin & E. K. F. Lee, A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs, IEEE Transactions on Circuits and Systems II, 47(7), 2000, 603-613.
9. K. Poulton, J. Corcoran, & T. Hornak, A 1-GHz 6-bit ADC system, IEEE J. Solid-State Circuits, 22 (6), 1987, 926-927.
10. K. Y. Kim, N. Kusayanagi, & A. A. Abidi, A 10-b 100-MS/s CMOS A/D Converter, IEEE Journal of Solid-State Circuits, 32(3), 1998, 302-311.
11. B. Widrow & S.Stearns, Adaptive signal processing (Englewood Cliffs, NJ: Prentice-Hall, 1985).
12. J. W. M. Bergmans, Digital Baseband Transmission and Recording (Dordrecht, The Netherlands: Kluwer Academic Publishers, 1996).
13. C. E. Spurgeon, Ethernet: the definitive guide (O'Reilly & Associates, 2000).
14. R. W. Wood, D. A. Petersen, Viterbi detection of class IV partial response on a magnetic recording channel, IEEE Transactions on Communication, 34(5), 1986, 454-461.
15. K. Han & R. R. Spencer, Performance and implementation of adaptive partial response maximum likelihood detection, IEEE Transactions on Magnetics, 34(5), 1998, 3806-3815.
16. S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst & S. H. Lewis, Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter, IEEE Transactions on Circuit and System I, 51(1), 2004, 130-139.