A Sample-Time Error Compensation Technique for Time-Interleaved ADC Systems

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 341-344

  Haftbaradaran, Afshin ^a   Martin, Kenneth W ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DATA COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; ERROR COMPENSATION; ERROR CORRECTION; ERRORS; INTEGRATED CIRCUITS; SIGNAL TO NOISE RATIO;

COMPENSATION TECHNIQUES; DIGITAL DATA COMMUNICATIONS; DIGITALLY CONTROLLED DELAY ELEMENTS; ERROR COMPENSATION METHODS; SIGNAL TO NOISE AND DISTORTION RATIO; SPURIOUS FREE DYNAMIC RANGE; TIME-INTERLEAVED ADCS; TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 42149176141     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405748     Document Type: Conference Paper

References (9)

1. W. Black, and D. Hodges, "Time interleaved converter arrays, " IEEE J. Solid-State Circuits, vol. SC-15, pp. 1022-1029, Dec. 1980.
2. A. Petraglia, and S. K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer, " IEEE Trans. Instrum. Measur., vol. 40, pp. 831-835, Oct. 1991.
3. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background Calibration technique for time-interleaved analog-to-digital converters, " IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
4. T. H. Tsai, P. J. Hurst, and S. H. Lewis, "Time-interleaved analog-to-digital converters for digital communications, " Int. Conf. on Circuits, Signals, and Systems, pp. 193-198, Nov. 2004.
5. S. M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration, " IEEE J. Solid-State Circuits, vol. 37, pp. 1618-1627, Dec. 2002.
6. K. Poulton, J. J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system, " IEEE J. Solid-State Circuits, vol. 22, pp. 962-970, Dec. 1987.
7. S. Gupta, M. Choi, M. Inerfield, and J. Wang, "A 1GS/s 11b timeinterleaved ADC in 0. 13um CMOS, " International Solid-State Circuit Conf., Feb. 2006.
8. H. Jin, and E. K. F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's, " IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, pp. 603-613, Jul. 2000.
9. A. Haftbaradaran, and K. W. Martin, "A background compensation technique for sample-time error in time-interleaved A/D converters, " IEEE Int. Symp. on Circuits and Systems, May. 2006.