Mismatch compensation techniques using random data for time-interleaved A/D converters

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3402-3405

  Haftbaradaran, Afshin ^a   Martin, Kenneth W ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); DATA COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; ERROR CORRECTION; GAIN MEASUREMENT;

CLOCK PATH; GAIN MISMATCH; SAMPLE TIME ERRORS; TIMING ERROR CORRECTION;

ANALOG TO DIGITAL CONVERSION;

EID: 34547365171     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. W. Black, and D. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, pp. 1022-1029, Dec. 1980.
2. A. Petraglia, and S. K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Measur., vol. 40, pp. 831-835, Oct. 1991.
3. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits and Systems-I: Fundamental Theory and Applications, vol. 48, pp. 261-271, Mar. 2001.
4. J. Elbornsoon, F. Gustafsson, and J. Eklund, "Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system," IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 51, pp. 151-158, Jan. 2004.
5. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, "A digital background Calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
6. T. H. Tsai, P. J. Hurst, and S. H. Lewis, "Time-interleaved analog-to-digital converters for digital communications," Int. Conf. on Circuits, Signals, and Systems, pp. 193-198, Nov. 2004.
7. S. M. Jamal, D. Fu, N. C-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, pp. 1618-1627, Dec. 2002.
8. H. Jin, and E. K. F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's," IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, pp. 603-613, Jul. 2000.
9. A. Haftbaradaran, and K. W. Martin, "A background compensation technique for sample-time error in time-interleaved A/D converters," IEEE Int. Midwest Symp. on Circuits and Systems, Aug. 2005.