A quantization noise pushing technique for ΔΣ fractional-N frequency synthesizers

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 4, 2008, Pages 817-825

  Yang, Yu Che ^b   Lu, Shey Shi ^a,b  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

fractional N; Frequency synthesizer; Phase locked loop (PLL); Quantization noise

Indexed keywords

CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; GAIN CONTROL; PHASE LOCKED LOOPS; PHASE NOISE;

PHASE/FREQUENCY DETECTOR (PFD); QUANTIZATION NOISE;

FREQUENCY SYNTHESIZERS;

EID: 41949130308     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2008.918166     Document Type: Article

References (20)

1. T. P. Kenny, T. A. D. Riley, N. M. Filiol, and M. A. Copeland, "Design and realization of a digital Δ-Σ modulator for fractional-N frequency synthesis," IEEE Trans. Vek. Technol., vol. 48, no. 2, pp. 510-521, Mar. 1999.
2. "Fractional-N synthesizers white paper," Conexant Syst. Inc., Newport Beach, CA. 2001, [Online]. Available: http://www.conexant.com
3. T. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
4. W. Rhee and A. Ali, "An on-chip compensation technique in fractional-N frequency synthesis," in Proc. IEEE ISCAS, Jul. 1999, vol. 3, pp. 363-366.
5. S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4 GHz Delta-Sigma fractional-N PLL with 1 Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 49-62, Jan. 2004.
6. M. H. Perrot, M. D. Trott, and C. G. Sodini, "A modeling approach for Σ-Δ fractional-N frequency synthesizer allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 835-844, Aug. 2002.
7. Y.-C. Yang and S.-S. Lu, "A CMOS ΔΣ fractional-N frequency synthesizer with quantization noise pushing technique," in IEEE VLSI Circuits Tech. Symp. Dig., Jun. 2007, pp. 262-263.
8. E. Temporiti et al., "A 700-kHz bandwidth SA fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446-1454, Sep. 2004.
9. M. Gupta and B.-S. Song, "A 1.8 GHz spur-cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration," in IEEE ISSCC Tech. Dig., Feb. 2006, Paper 26.5.
10. S. E. Meninger and M. H. Perrot, "A dual band 1.8 GHz/900 MHz, 750 kb/s GMSK transmitter utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," in IEEE VLSI Circuits Tech. Symp. Dig., Jun. 2005, pp. 394-397.
11. H. Huh et al., "A CMOS dual-band fractional-N synthesizer with reference doubler and compensated charge pump," in IEEE ISSCC Tech. Dig., Feb. 2004, Paper 5.6.
12. D. Banerjee, PLL Performance, Simulation, and Design. Santa Clara, CA: Nat. Semiconduct., 2006, [Online]. Available: http://www.webench.national. com/appinfo/wireless/files/deansbook4.pdf
13. Y. Sumi, "A new PLL frequency synthesizer using multi-programmable divider," IEEE Trans. Consum. Electron., vol. 44, no. 3, pp. 827-832, Aug. 1998.
14. M. Marutani, H. Anbutsu, M. Kondo, N. Shirai, H. Yamazaki, and Y. Watanabe, "An 18 mW 90 to 770 MHz synthesizer with Agile autotuning for digital TV-tuners," in IEEE ISSCC Tech. Dig., Feb. 2006, Paper 11.1.
15. S. Levantino, C. Samori, A. Bonfanti, S. L. J. Gierkink, A. L. Lacaita, and V. Boccuzzi, "Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1003-1011, Aug. 2002.
16. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology," IEEE J. Solid-State Circuits. vol. 35, no. 7, pp. 1039-1045, Jul. 2000.
17. Y.-C. Yang, S.-A. Yu, Y.-H. Liu, T. Wang, and S.-S. Lu, "A quantization noise suppression technique for ΔΣ fractional-A' frequency synthesizers," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2500-2511, Nov. 2006.
18. R. Ahola and K. Halonen, "A 1.76-GHz 22.6-mW ΔΣ fractional-N frequency synthesizer," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 138-140, Jan. 2003.
19. A. Koukab, Y. Lei, and M. J. Declercq, "A GSM-GPRS/UMTS FDD-TDD/WLAN 802.11a-b-g multi-standard carrier generation system," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1513-1521, Jul. 2006.
20. M. Gupta and B.-S. Song, "A 1.8-GHz spur-cancelled fractional-.V frequency synthesizer with LMS-based DAC gain calibration," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2842-2851, Dec. 2006.