A 1.76-GHz 22.6-mW ΔΣ fractional-N frequency synthesizer

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 1, 2003, Pages 138-140

  Ahola, Rami ^a   Halonen, Kari ^a  

^a AALTO UNIVERSITY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ELECTRIC POTENTIAL; FLIP FLOP CIRCUITS; FREQUENCY MODULATION; PHASE LOCKED LOOPS; RADIO RECEIVERS; VARIABLE FREQUENCY OSCILLATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

CURRENT SOURCE STRUCTURE; REFERENCE FREQUENCY SUPPRESSION; UPCONVERSION MIXERS;

FREQUENCY SYNTHESIZERS;

EID: 0037249335     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.806261     Document Type: Article

References (12)

1. J. L. Stensby, Phase-Locked Loops: Theory and Applications. Boca Raton, FL: CRC Press, 1997.
2. U. L. Rohde, Microwave and Wireless Synthesizers: Theory and Design. New York: Wiley, 1997.
3. W. J. Tanis, "Frequency Synthesizer Having Fractional Frequency Divider in Phase-Locked Loop," U.S. Patent 3 959 737, May 25, 1976.
4. T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
5. M. H. Perrott, T. L. Tewksbury III, and C. G. Sodini, "A 27-mW cmos fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
6. S. Willingham, P. Perrott, B. Setterberg, A. Grzegorek, and B. McFarland, "An integrated 2.5 GHz σδ frequency synthesizer with 5 μs settling and 2 Mb/s closed loop modulation," in ISSCC 2000 Dig. Tech. Papers, pp. 200-201.
7. "GSM Technical Specification: Digital Cellular Telecommunications System (Phase 2+); Radio Transmission and Reception (GSM 05.05)," European Telecommunications Standards Institute (ETSI), 1996.
8. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 890-897, July 1996.
9. R. Ahola and K. Halonen, "A 4 GHz CMOS multiple modulus prescaler," in Proc. IEEE ICECS 1998, Lisbon, Portugal, Sept. 1998, pp. 2.323-2.326.
10. B. Razavi, K. F. Lee, and R. H. Yan, "Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 101-109, Feb. 1995.
11. T. Seneff, L. McKay, K. Sakamoto, and N. Tracht, "A sub-1 mA 1.5-GHz silicon bipolar dual modulus prescaler," IEEE J. Solid-State Circuits, vol. 29, pp. 1206-1211, Oct. 1994.
12. R. Ahola and K. Halonen, "A novel phase detector with no dead zone and a chargepump with very wide output voltage range," in Proc. ESSCIRC 1998, The Hague, The Netherlands, Sept. 1998, pp. 352-355.