|
Volumn 5, Issue 1, 2008, Pages 17-22
|
Quo Vadis nanoelectronics?
|
Author keywords
[No Author keywords available]
|
Indexed keywords
(2+1) DIMENSIONS;
(E ,3E) PROCESS;
(MIN ,MAX ,+) FUNCTIONS;
(OTDR) TECHNOLOGY;
CHIP ARCHITECTURE;
CHIP SIZES;
CIRCUIT ARCHITECTURES;
COST PER UNIT;
DRIVING FORCES;
FINFETS;
INTERNATIONAL CONFERENCES;
MOORE'S LAWS;
NANOWIRE FABRICATION;
NEW APPROACHES;
NEW DEVICES;
NEW TECHNOLOGIES;
NONEQUILIBRIUM CARRIER DYNAMICS;
NOVEL DEVICES;
PROCESSING TECHNOLOGIES;
QUANTUM WIRES;
ROAD MAPS;
SI CMOS;
SI DEVICES;
TECHNOLOGICAL FACTORS;
VERTICAL QUANTUM WIRES;
AVIATION;
CARBON;
CARBON NANOTUBES;
CIVIL AVIATION;
COMPUTER NETWORKS;
COST FUNCTIONS;
COST REDUCTION;
CRYSTALS;
CUBIC BORON NITRIDE;
DYNAMICS;
ELECTRIC CONDUCTIVITY;
ELECTRIC WIRE;
ENERGY DISSIPATION;
FIBER OPTIC SENSORS;
FULLERENES;
LEAD;
LITHOGRAPHY;
MECHANICS;
NANOSTRUCTURES;
NANOWIRES;
NUMBER THEORY;
QUANTUM ELECTRONICS;
SEMICONDUCTOR DEVICE MANUFACTURE;
SEMICONDUCTOR DEVICE MODELS;
SEMICONDUCTOR DEVICES;
SEMICONDUCTOR MATERIALS;
SEMICONDUCTOR QUANTUM WIRES;
SILICON;
WIRE;
TECHNOLOGY;
|
EID: 38849160105
PISSN: 18626351
EISSN: None
Source Type: Journal
DOI: 10.1002/pssc.200776580 Document Type: Conference Paper |
Times cited : (5)
|
References (29)
|