What von Neumann did not say about multiplexing beyond gate failures - The gory details

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4507 LNCS, Issue , 2007, Pages 487-496

  Beiu, Valeriu ^a   Ibrahim, Walid ^a   Lazarova Molnar, Sanja ^a  

^a UNITED ARAB EMIRATES UNIVERSITY   (United Arab Emirates)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; FAILURE ANALYSIS; LOGIC GATES; MONTE CARLO METHODS; REDUNDANCY; RELIABILITY THEORY;

NANO-DEVICES; REDUNDANCY FACTORS; VON NEUMANN MULTIPLEXING;

MULTIPLEXING;

EID: 38049170881     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (23)

1. Semiconductor Industry Association (SIA): International Technology Roadmap for Semiconductors (ITRS). Intl. SEMATECH, Austin, TX, USA, Edition 2005 and 2006 Update Available at public.itrs.net
2. Constantinescu, C.: Trends and challenges in VLSI circuit reliability. IEEE Micro 23, 14-19 (2003)
3. Beiu, V., Rückert, U., Roy, S., Nyathi, J.: On nanoelectronic architectural challenges and solutions. In: Proc. IEEE Conf. Nanotech. IEEE-NANO'04, Munich, Germany, pp. 628-631 (August 2004) [See also Beiu,V., Rückert, U. (eds.): Emerging Brain Inspired Nano Architectures, World Scientific Press, in progress (2007/8)]
4. Likharev, K.K.: Single-electron devices and their applications. Proc. IEEE 87, 606-632 (1999)
5. Feldkamp, U., Niemeyer, CM.: Rational design of DNA nanoarchitectures. Angew. Chem. Intl. Ed. 45, 1856-1876 (2006)
6. Lin, C., Liu, Y., Rinker, S., Yan, H.: DNA tile based self-assembly: Building complex nanoarchitectures. ChemPhysChem 7, 1641-1647 (2006)
7. Hutchby, J.A., Bourianoff, G.I., Zhirnov, V.V., Brewer, J.E.: Extending the road beyond CMOS. IEEE Circ. and Dev. Mag. 18, 28-41 (2002)
8. Waser, R. (ed.): Nanoelectronics and Information Technology. Wiley-VCH (2005)
9. Nicolić, K., Sadek, A. S., Forshaw, M.: Architectures for reliable computing with unreliable nanodevices. In: Proc. IEEE Conf. Nanotech. IEEE-NANO'Ol, Maui, HI, USA, pp. 254-259 (October 2001) [See also Nikolić, K., Sadek, AS., Forshaw, M.: Fault-tolerant techniques for nanocomputers. In: Nanotechnology 13, pp. 357-362 (May 2002). And also Forshaw, M., Crawley, D., Jonker, P., Han, J., Sotomayor Torres, C.: A review of the status of research and training into architectures for nanoelectronic and nanophotonic systems in the European research area, Tech. Rep. FP6/2002/IST/1 Contract #507519 (July 2004) Available at www.ph.tn.tudelft.nl/People/albert/ papers/NanoArchRev_finalV2.pdfl
10. von Neumann, J.: Probabilistic logics and the synthesis of reliable organisms from unreliable components, Lecture Notes, Caltech, Pasadena, CA, USA, January 4-15, 1952. In: Shannon, CE., McCarthy, J. (eds.): Automata Studies, pp. 43-98. Princeton Univ. Press, Princeton (1956)
11. Roy, S., Beiu, V.: Majority multiplexing-Economical redundant fault-tolerant designs for nanoarchitectures, IEEE Trans. Nanotech. 4, 441-451(2005) [See also Beiu, V.: Neural inspired architectures for nanoelectronics: Highly reliable, ultra low-power, reconfigurable, asynchronous, Special Session, Neural Info. In: Proc. Sys. NIPS'03, Whistler, Canada (December 2003) Available at www.eecs.wsu.edu/vbeiu/workshop_nips03/]
12. Sadek, A.S., Nikolić, K., Forshaw, M.: Parallel information and computation with restitution for noise-tolerant nanoscale logic networks. Nanotechnology 15, 192-210 (2004)
13. Forshaw, M., Nikolić, K., Sadek, A. S.: ANSWERS: Autonomous Nanoelectronic Systems With Extended Replication and Signaling, MEL-ARI #28667, 3rd Year Report (2001) Available at ipga.phys.ucl.ac.uk/research/answers/ reports/3rd_year_UCL.pdf
14. Han, J., Jonker, P.: A system architecture solution for unreliable nanoelectronic devices. IEEE Trans. Nanotech. 1, 201-208 (2002)
15. Evans, W.S., Schulman, L. J.: On the maximum tolerable noise of k-input gates for reliable computations by formulas. IEEE Trans. Info. Theory 49, 3094-3098 (2003) [See also Evans, W.S.: Information theory and noisy computation, PhD dissertation, Tech. Rep. TR-94-057 Ind. Comp. Sci. Inst. ICSI, Berkeley, USA (November 1994) Available at ftp://ftp.icsi.berkeley.edu/pub/ techreports/1994/tr-94-057.pdf]
16. Gao, J.B., Qi, Y., Fortes, J.A.B.: Bifurcations and fundamental error bounds for faulttolerant computations. IEEE Trans. Nanotech. 4, 395-402 (2005)
17. Beiu, V.: The quest for practical redundant computations. In: NSF Workshop on Arch, for Silicon Nanoelectr. and Beyond, Portland State Univ., Portland, OR, USA (September 2005) unpublished presentation. Available at web.cecs.pdx.edu/strom/beiu.pdf
18. Beiu, V., Sulieman, M.H.: On practical multiplexing issues. In: Proc. Intl. IEEE Conf. Nanotech. IEEE-NANO'06, Cincinnati, OH, USA, 310-313 (July 2006)
19. Beiu, V., Ibrahim, W., Alkhawwar, Y.A., Sulieman, M. H.: Gate failures effectively shape multiplexing. In: Proc. Intl. Symp. Defect and Fault Tolerance in VLSI Sys. DFT'06, Washington, DC, USA, 29-35 (October 2006)
20. Ibrahim, W., Beiu, V., Alkhawwar, Y. A.: On the reliability of four full adder cells. In: Proc. Intl. Design and Test Workshop IDT'06, Dubai, UAE (in press) (November 2006)
21. Srinivasan, J., Adve, S.V., Bose, P., Rivers, J. A.: Lifetime reliability: Toward and architectural solution. IEEE Micro 25, 2-12 (May-June 2005) [See also Srinivasan, J.: Lifetime reliability aware microprocessors, PhD dissertation, Dept. CS, Univ. Illinois at Urbana-Champaign, USA (May 2006) Available at rsim.cs.uiuc.edu/Pubs/srinivasan-pdfthesis.pdf]
22. Beiu, V., Ibrahim, W.: On computing nano-architectures using unreliable nano-devices. In: Lyshevski, S.E., (ed.): Nano and Molecular Electronics Handbook, London, UK: Francis and Taylor (in press) (2007)
23. Beiu, V.: Limits, challenges, and issues in nano-scale and bio-inspired computing. In: Eshaghian-Wilner, M.M. (ed.): Bio-inspired and Nano-scale Integrated Computing, John Wiley and Sons (in progress) (2007/8)