Designing low electro magnetic emissions circuits through clock skew optimization

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2002, Pages 417-420

  Blunno, I ^a   Gregoretti, F ^a   Passerone, C ^a   Peretto, D ^a   Reyneri, L M ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCY; CLOCK SKEW OPTIMIZATION; CLOCK TREE; COMBINATIONAL BLOCKS; CONDUCTED EMISSIONS; ELECTROMAGNETIC EMISSIONS; LOGIC SYNTHESIS; NEW TECHNOLOGIES; OPERATING FREQUENCY; POWER SUPPLY; POWER SUPPLY CURRENT; SINGLE CHIPS; TIMING CONSTRAINTS;

DIGITAL INTEGRATED CIRCUITS; LAWS AND LEGISLATION; TIMING CIRCUITS;

CLOCKS;

EID: 33644564867     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046183     Document Type: Conference Paper

References (7)

1. M. Coenen, "On-chip measures to achieve EMC", Proc. EMC Symp., Zurich, Switzerland, Feb, 1997, pp. 31-36.
2. -, "Integrated Circuits, Measurements of Conducted Electromagnetic Emission", IEC 61967 CDV 0.1, VDE AK767.13/14.5.
3. H. Chen, D. Ling, "Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", Proc. DAC 97, Anaheim, California, pp. 1-6.
4. K.B.Hardin, J.T.Fessler, D. R. Bush, "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions", Proc. of IEEE Int'I Symp. on EMC, Chicago (IL), 1994, pp. 227-231.
5. L. Benini, P. Vuillod, A. Bogliolo, G. De Micheli, "Clock Skew Optimization for Peak Current Reduction", in Journal of VLSI Signal Processing, Vol.16, 1997, pp. 117-130.
6. A. Vittal, H. Ha, F. Brewer, M. Marek-Sadowska, "Clock Skew Optimization for Ground Bounce Control", Proc. of International Conf. on Computer Aided Design, pages 395-399, Nov. 1996.
7. P.J. Restle et al., "A Clock Distribution Network for Microprocessors", in Journal of Solid-State Circuits, vol.26, no.5, May 2001, pp. 792-799.