메뉴 건너뛰기




Volumn 23, Issue 1, 2000, Pages 62-68

An analytical model of simultaneous switching noise in cmos systems

Author keywords

Active driver; Cmos output buffer; Quiet driver; Short channel mosfet; Simultaneous switching noise

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MOSFET DEVICES; SEMICONDUCTOR DEVICE MODELS; SPURIOUS SIGNAL NOISE; SWITCHING;

EID: 0033890420     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/6040.826763     Document Type: Article
Times cited : (31)

References (8)
  • 1
    • 0021123973 scopus 로고    scopus 로고
    • Computing inductive noise of chip packages,"
    • vol. 63, pp. 177-195, Jan. 1984.
    • A. J. Rainal Computing inductive noise of chip packages," AT&T Bell Labs Tech. J., vol. 63, pp. 177-195, Jan. 1984.
    • AT&T Bell Labs Tech. J.
    • Rainal, A.J.1
  • 2
    • 0022117244 scopus 로고    scopus 로고
    • Delta I noise specification for a high performance computer machine,"
    • vol. 73, pp. 1405-1415, Sept. 1985.
    • G. Katopis Delta I noise specification for a high performance computer machine," Proc. IEEE, vol. 73, pp. 1405-1415, Sept. 1985.
    • Proc. IEEE
    • Katopis, G.1
  • 3
    • 0026258666 scopus 로고    scopus 로고
    • Simultaneous switching ground noise calculation for packaged CMOS devices,"
    • vol. 26, pp. 1724-1728, Nov. 1991.
    • R. Senthinathan and J. L. Prince Simultaneous switching ground noise calculation for packaged CMOS devices," IEEE J. Solid-State Circuits, vol. 26, pp. 1724-1728, Nov. 1991.
    • IEEE J. Solid-State Circuits
    • Senthinathan, R.1    Prince, J.L.2
  • 5
    • 84937744575 scopus 로고    scopus 로고
    • Modeling and simulation of insulated gate field effect transistor switching circuits,"
    • 3, pp. 285-289, Sept. 1968.
    • H. Shichman and D. A. Hodges Modeling and simulation of insulated gate field effect transistor switching circuits," IEEE J. Solid-State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
    • IEEE J. Solid-State Circuits, Vol. SC
    • Shichman, H.1    Hodges, D.A.2
  • 6
    • 0025415048 scopus 로고    scopus 로고
    • Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulations,"
    • vol. 25, pp. 584-594, Apr. 1990.
    • T. Sakurai and A. Newton Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulations," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
    • IEEE J. Solid-State Circuits
    • Sakurai, T.1    Newton, A.2
  • 7
    • 0030142921 scopus 로고    scopus 로고
    • Accurate simultaneous switching noise estimation including velocity-saturation effect,"
    • vol. 19, pp. 344-349, May 1996.
    • S. R. Vemuru Accurate simultaneous switching noise estimation including velocity-saturation effect," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 19, pp. 344-349, May 1996.
    • IEEE Trans. Comp., Packag., Manufact. Technol. B
    • Vemuru, S.R.1
  • 8
    • 0030242293 scopus 로고    scopus 로고
    • Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerations,"
    • vol. 31, no. 9, pp. 1357-1360, Sept. 1996.
    • Y. Yang and J. R. Brews Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerations," IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1357-1360, Sept. 1996.
    • IEEE J. Solid-State Circuits
    • Yang, Y.1    Brews, J.R.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.