A new approach to synthesize multiple-output functions using reversible programmable logic array

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2006, Issue , 2006, Pages 311-316

  Chowdhury, Ahsan Raja ^a   Nazmul, Rumana ^a   Babu, Hafiz Md Hasan ^a  

^a UNIVERSITY OF DHAKA   (Bangladesh)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; INPUT OUTPUT PROGRAMS; OPTIMIZATION;

LOGIC FUNCTIONS; REVERSIBLE PROGRAMMABLE LOGIC ARRAY (RPLA); REVERSIBLE REALIZATIONS;

LOGIC CIRCUITS;

EID: 33748565611     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2006.18     Document Type: Conference Paper

References (20)

1. T. Toffoli. "Reversible Computing". Tech memo MIT/LCS/TM-151, MIT Lab. for Computer Science, 1980.
2. R. Feynman, "Quantum mechanical computers", Optical News, 11:11-20, 1985.
3. E. Fredkin and T. Toffoli, "Conservative Logic", International Journal of Theoretical Physics, 21: 219-253, 1982.
4. H. M. H. Babu, M. R. Islam, A. R. Chowdhury and S. M. A. Chowdhury, "Reversible Logic Synthesis for Minimization of Full-adder Circuit", IEEE Conference on Digital System Design 2003, EuroMicro '03, (Belek, Antalya, Turkey, 2003), 50-54.
5. H. M. H. Babu, M.R. Islam, A. R. Chowdhury and S. M. A. Chowdhury, "Synthesis of Full-adder Circuit Using Reversible Logic", 17th International Conference on VLSI design (Mumbai, India, January 2004) 757-760.
6. H.M.H.Babu and A.R. Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder", 18th International Conference on VLSI Design (Kolkata, India, January 2005) 255-260.
7. H. M. H. Babu and A. R. Chowdhury, "Design of a Compact Reversible Binary Coded Decimal Adder Circuit", Elsevier Journal of Systems Architecture, to be published in 2005 (Accepted for publication).
8. V. V. Shende, A. K Prasad, I. L. Markov, and J. P. Hayes, "Reversible logic circuit synthesis", In International Conference on Computer Aided Design, San Jose, California, USA, Nov 10-14 2002, 125-132.
9. V. V. Shende, A. K Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits", IEEE transactions on CAD, 22(6): 723-729, June 2003.
10. C. Bennett, "Logical Reversibility of Computation", IBM Journal of Research and Development, 17 (1973) 525-532.
11. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research Development, 5 (1961) 183-191.
12. K. Iwama, Y. Kamabayashi, and S. Yamashita, "Transformation rules for designing CNOT-based quantum circuits", In Design Automation Conference, New Orleans, Louisiana, USA, June 10-142002.
13. D. M. Miller, "Spectral and two-place decomposition techniques in reversible logic", In Midwest Symposium on Circuits and Systems, August-2002.
14. A. Mishchenko and M.Perkowski, "Logic synthesis of reversible wave cascades", In International Workshop on Logic Synthesis, June 2002, 197-202.
15. M. Perkowski, P. Kerntof, A Buller, M. Chrzanowska-Jeske, A. Mishchenko, X. Song et al., "Regularity and symmetry as a base of efficient realization of reversible logic circuits", In International Workshop on Logic Synthesis, 2001, 245-252
16. th International Symposium on Representations and Methodology of Future Computing Technologies, March 2003, 144-153.
17. D. Maslov and G. Dueck, "Reversible Cascades with Minimal Garbage", IEEE Transactions on CAD, Vol. 23, issue 11, Nov. 2004, 1497-1509.
18. T. Sasao, "Multiple-Valued Logic and The design of Programmable logic arrays with decoders", ISMVL 79, England, 27-37.
19. T. Sasao, "On the design of Multiple-Valued PLA's", IEEE Transactions on Computers, Vol. 38, No. 4, April 1989.
20. A. Mishchenko and M. Perkowski, "Fast heuristic minimization of exclusive sum-of-products", International Reed-Muller Workshop, August 2001, pp. 242-250.