A new cost-effective technique for QoS support in clusters

IEEE Transactions on Parallel and Distributed Systems

Volumn 18, Issue 12, 2007, Pages 1714-1726

  Martínez, Alejandro ^a   Alfaro, Francisco J ^a   Sánchez, José L ^a   Quiles, Francisco J ^a   Duato, José ^b  

^a UNIVERSITY OF CASTILLA LA MANCHA   (Spain)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Clusters; Quality of service; Scheduling; Switch design; Virtual channels

Indexed keywords

COMPUTER ARCHITECTURE; COST EFFECTIVENESS; INTERFACES (COMPUTER); QUALITY OF SERVICE; TELECOMMUNICATION TRAFFIC;

SCHEDULING DECISIONS; SWITCH DESIGN; VIRTUAL CHANNELS;

INTERCONNECTION NETWORKS;

EID: 36348932165     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2007.1108     Document Type: Article

References (43)

1. D. Miras, "A Survey on Network QoS Needs of Advanced Internet Applications," technical report, Internet2 - QoS Working Group, 2002.
2. C. Minkenberg, F. Abel, M. Gusat, R.P. Luijten, and W. Denzel, "Current Issues in Packet Switch Design," Proc. ACM SIGCOMM Computer Comm. Rev., vol. 33, pp. 119-124, Jan. 2003.
3. D. Simos, "Design of a 32 × 32 Variable-Packet-Size Buffered Crossbar Switch Chip," Technical Report FORTH-ICS/TR-339, Inst. of Computer Science, Foundation for Research and Technology-Hellas (FORTH), July 2004.
4. A. Martínez, F.J. Alfaro, J.L. Sánchez, and J. Duato, "Providing Full QoS Support in Clusters Using Only Two VCs at the Switches," Proc. 12th Int'l Conf. High Performance Computing (HiPC '05), pp. 158-169, http://investigacion.uclm.es/portali/ documentos/it_1131561750-HiPC05.pdf, Dec. 2005.
5. P. Ferguson and G. Huston, Quality of Service: Delivering QoS on the Internet and in Corporate Networks. John Wiley & Sons, 1998.
6. X. Xiao and L. Ni, "Internet QoS: A Big Picture," IEEE Network Magazine, pp. 8-18, Mar. 1999.
7. D. Chalmers and M. Sloman, "A Survey of Quality of Service in Mobile Computing Environments," IEEE Comm. Surveys and Tutorials, vol. 2, no. 2, citeseer.ist.psu.edu/chalmers99survey.html, 1999.
8. D. Bull, N. Conagarajah, and A. Nix, Insights into Mobile Multimedia Communications. Academic Press, 1999.
9. J. Duato, S. Yalamanchili, M.B. Caminero, D. Love, and F. Quiles, "MMR: A High-Performance Multimedia Router. Architecture and Design Trade-Offs," Proc. Fifth Symp. High-Performance Computer Architecture (HPCA-5 '99), Jan. 1999.
10. K.H. Yum, E.J. Kim, C.R. Das, and A.S. Vaidya, "MediaWorm: A QoS Capable Router Architecture for Clusters," IEEE Trans. Parallel Distributed Systems, vol. 13, no. 12, pp. 1261-1274, Dec. 2002.
11. L. Zhang, "VirtualClock: A New Traffic Control Algorithm for Packet Switched Networks," ACM Trans. Computer Systems, vol. 9, no. 2, pp. 101-124, 1991.
12. J. Duato, A. Robles, F. Silla, and R. Beivide, "A Comparison of Router Architectures for Virtual Cut-Through and Wormhole Switching in a NOW Environment," J. Parallel and Distributed Computing, vol. 61, no. 2, pp. 224-253, 2001.
13. K. Yum, E. Kim, and C. Das, "QoS Provisioning in Clusters: An Investigation of Router and NIC Design," Proc. 28th Ann. Int'l Symp. Computer Architecture (ISCA '01), July 2001.
14. InfiniBand Architecture Specification, vol. 1, Release 1.0, InfiniBand Trade Assoc., Oct. 2000.
15. F.J. Alfaro, J.L. Sánchez, and J. Duato, "QoS in InfirriBand Subnetworks," IEEE Trans. Parallel and Distributed Systems, vol. 15, no. 9, pp. 810-823, Sept. 2004.
16. Advanced Switching Core Architecture Specification, ASI SIG, 2005.
17. A. Hung, G. Kesidis, and N. McKeown, "ATM Input-Buffered Switches with Guaranteed-Rate Property," Proc. Third IEEE Symp. Computers and Comm. (ISCC '98), 1998.
18. W. Dally, P. Carvey, and L. Dennison, "Architecture of the Avici Terabit Switch/Router," Proc. Sixth Symp. Hot Interconnects, pp. 41-50, 1998.
19. IEEE Std. 802.1D-2004: Standard for Local and Metropolitan Area Networks, IEEE, http://grouper.ieee.org/groups/802/1/, 2004.
20. N. Chrysos and M. Katevems, "Multiple Priorities in a Two-Lane Buffered Crossbar," Proc. 47th Ann. IEEE Global Telecomm. Conf. (Globecom '04), Nov. 2004.
21. D.C. Stephens and H. Zhang, "Implementing Distributed Packet Fair Queueing in a Scalable Switch Architecture," Proc. IEEE INFOCOM '98 vol. 1, pp. 282-290,1998.
22. J. Duato, S. Yalamanchili, and N. Lionel, Interconnection Networks. An Engineering Approach. Morgan Kaufmann, 2002.
23. C. Huang, J. Wang, and Y. Huang, "Design of High-Performance CMOS Priority Encoders and Incrementer/Decrementers Using Multilevel Lookahead and Multilevel Folding Techniques," IEEE J. Solid-State Circuits, vol. 1, no. 37, pp. 63-76, Jan. 2002.
24. S.-T. Chuang, A. Goel, N. McKeown, and B. Prabhakar, "Matching Output Queueing with a Combined Input Output Queued Switch," Proc. IEEE INFOCOM '99, vol. 3, pp. 1169-1178, 1999.
25. W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
26. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High-Speed Switch Scheduling for Local-Area Networks," ACM Trans. Computer Systems, vol. 11, no. 4, pp. 319-352, Nov. 1993.
27. M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input versus Output Queueing on a Space-Division Packet Switch," IEEE Trans. Comm., vol. 35, pp. 1347-1356, 1987.
28. N.W. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Networking, vol. 7, pp. 188-201, 1999.
29. M.A. Marsan, A. Bianco, P. Giaccone, E. Leonardi, and F. Neri, "Packet-Mode Scheduling in Input-Queued Cell-Based Switches," IEEE/ACM Trans. Networking, vol. 10, no. 5, pp. 666-678, 2002.
30. N.H.E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley, 2005.
31. A. Younis, C. Boecker, K. Hossain, F. Abughazaleh, B. Das, Y. Chen, M. Robinson, S. Irwin, and B. Grung, "A Low Jitter, Low Power, CMOS 1.25-3.125Gbps Transceiver," Proc. 27th European Solid-State Circuits Conf. (ESSCIRC '01), 2001.
32. H.-S. Wang, L.-S. Peh, and S. Malik, "A Power Model for Routers: Modeling Alpha 21364 and InfirriBand Routers," Proc. 10th Symp. High-Performance Interconnects (Holt '02), pp. 21-27, 2002.
33. H.-S. Wang, "A Detailed Architectural-Level Power Model for Router Buffers, Crossbars and Arbiters," technical report, Dept. Electrical Eng., Princeton Univ., 2004.
34. J. Duato and P. López, "Performance Evaluation of Adaptive Routing Algorithms for k-ary-n-Cubes," Proc. First Int'l Workshop Parallel Computer Routing and Comm. (PCRCW'94), pp. 45-59, 1994.
35. L. Peh and W. Dally, "A Delay Model and Speculative Architecture for Pipelined Routers," Proc. Seventh Int'l Symp. High-Performance Computer Architecture (HPCA-7 '01), pp. 255-266, 2001.
36. Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide, UG076 (v2.0), Xilinx, Inc., 2006.
37. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, 1999.
38. M. Katevems, S. Sidiropoulos, and C. Courcoubetis, "Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch," IEEE J. Selected Areas in Comm., pp. 1265-1279, Oct. 1991.
39. L. Shang, L.S. Peh, and N.K. Jha, "Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks," Proc. Ninth Symp. High-Performance Computer Architecture (HPCA-9 '03), pp. 91-102, Feb. 2003.
40. L. Breslau, P. Cao, L. Fan, G. Phillips, and S. Shenker, "Web Caching and Zipf-Like Distributions: Evidence and Implications," Proc. IEEE INFOCOM '99, vol. 1, pp. 126-134,1999.
41. G.K. Zipf, The Psycho-Biology of Languages. Houghton-Miffin, MIT, 1965.
42. I. Elhanany, D. Chiou, V. Tabatabaee, R. Noro, and A. Poursepanj, "The Network Processing Forum Switch Fabric Benchmark Specifications: An Overview," IEEE Network, pp. 5-9, Mar. 2005.
43. R. Jain, The Art of Computer System Performance Analysis: Techniques for Experimental Design, Measurement, Simulation and Modeling. John Wiley & Sons, 1991.