Providing full QoS support in clusters using only two VCs at the switches

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3769 LNCS, Issue , 2005, Pages 158-169

  Martinez A ^a   Alfaro, F J ^a   Sanchez J L ^a   Duato, J ^b  

^a UNIVERSITY OF CASTILLA LA MANCHA   (Spain)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; INTERFACES (COMPUTER); QUALITY OF SERVICE; SCHEDULING; STANDARDS; VIRTUAL REALITY;

DE-LAYS; HARDWARE SUPPORT; VIRTUAL CHANNELS (VCS);

OPTICAL INTERCONNECTS;

EID: 33646752419     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11602569_20     Document Type: Conference Paper

References (17)

1. Miras, D.: A survey on network QoS needs of advanced internet applications. Technical report, Internet2 - QoS Working Group (2002)
2. Minkenberg, C., Abel, F., Gusat, M., Luijten, R.P., Denzel, W.: Current issues in packet switch design. In: ACM SIGCOMM Computer Communication Review. (2003)
3. Duato, J., Johnson, I., Flich, J., Naven, F., García, P., Nachiondo, T.: A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture. (2005)
4. Duato, J., Yalamanchili, S., Caminero, M.B., Love, D., Quiles, F.: MMR: A high-performance multimedia router. Architecture and design trade-offs. In: Proceedings of the 5th Symposium on High Performance Computer Architecture. (1999)
5. Yum, K.H., Kim, E.J., Das, C.R., Vaidya, A.S.: Media Worm: A QoS capable router architecture for clusters. IEEE Trans. Parallel Distrib. Syst. 13 (2002) 1261-1274
6. Zhang, L.: VirtualClock: A new traffic control algorithm for packet switched networks. ACM Transaction on Computer Systems 9, 2 (1991) 101-124
7. Yum, K., Kim, E., Das, C.: QoS provisioning in clusters: An investigation of router and NIC design. In: Proceedings of the 28th Annual International Symposium on Computer Architecture, IEEE Computer Society (2001)
8. InfiniBand Trade Association: InfiniBand architecture specification volume 1. Release 1.0. (2000)
9. Alfaro, F.J., Sánchez, J.L., Duato, J.: QoS in InfiniBand subnetworks. IEEE Trans. Parallel Distrib. Syst. 15 (2004) 810-823
10. Advanced switching core architecture specification. Technical report, (available at http://www.asi-sig.org/specifications for ASI SIG members)
11. Dally, W., Carvey, P., Dennison, L.: Architecture of the Avici terabit switch/router. In: Proceedings of the 6th Symposium on Hot Interconnects. (1998)
12. IEEE: 802.1D-2004: Standard for local and metropolitan area networks, http://grouper.ieee.org/groups/802/1/ (2004)
13. Chrysos, N., Katevenis, M.: Multiple priorities in a two-lane buffered crossbar. In: Proceedings of the IEEE Globecom 2004 Conference. (2004)
14. Peh, L., Dally, W.: A delay model and speculative architecture for pipelined routers. In: Proceedings of the 7th International Symposium on High-Performance Computer Architecture. (2001)
15. Zipf, G.K.: The Psycho-biology of Languages. Houghton-Miffin, MIT (1965)
16. Elhanany, I., Chiou, D., Tabatabaee, V., Noro, R., Poursepanj, A.: The network processing forum switch fabric benchmark specifications: An overview. IEEE Network (2005)
17. Jain, R.: The art of computer system performance analysis: techniques for experimental design, measurement, simulation and modeling. John Wiley and Sons, Inc. (1991)