Multiple priorities in a two-lane buffered crossbar

GLOBECOM - IEEE Global Telecommunications Conference

Volumn 2, Issue , 2004, Pages 1180-1186

  Chrysos, Nikos ^a   Katevenis, Manolis ^a  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MATHEMATICAL MODELS; PACKET SWITCHING; QUEUEING NETWORKS; TELECOMMUNICATION TRAFFIC;

COMBINED INPUT-CROSSPOINT QUEUING (CICQ); PACKET SWITCHES; SEGMENTATION AND REASSEMBLY (SAR); VIRTUAL OUTPUT QUEUING (VOQ);

CROSSBAR EQUIPMENT;

EID: 18144367338     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. D. Stephens, H. Zhang: "Implementing Distributed Packet Fair Queueing in a scalable switch architecture", Proc. INFOCOM'98 Conf., San Francisco, CA, March 1998, pp. 282-290.
2. T. Javidi, R. Magill, and T. Hrabik: "A High-Throughput Scheduling Algorithm for a Buffered Crossbar Switch Fabric" Proc. IEEE Int. Conf. on Communications (ICC'2001), Helsinki, Finland, June 2001, vol. 5, pp. 1586-1591.
3. R. Rojas-Cessa, E. Oki, and H. Jonathan Chao: "CIXOB-k: Combined Input-Crosspoint-Output Buffered Switch", Proc. IEEE GLOBECOM, 2001, vol. 4, pp. 2654-2660.
4. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, I. Iliadis: "A Four-Terabit Packet Switch Supporting Long Round-Trip Times", IEEE Micro Magazine, vol. 23, no. 1, Jan./Feb. 2003, pp. 10-24.
5. N. Chrysos, M. Katevenis: "Weighted Fairness in Buffered Crossbar Scheduling", Proc. IEEE Workshop High Perf. Switching & Routing (HPSR 2003), Torino, Italy, June 2003, pp. 17-22; http://archvlsi.ics.forth.gr/ bufxbar/
6. G. Georgakopoulos: "Few buffers suffice: Explaining why and how crossbars with weighted fair queuing converge to weighted max-min fairness"; http://archvlsi.ics.forth.gr/bufxbar/
7. P. Krishna, N. Patel, A. Chamy, R. Simcoe: "On the Speedup Required for Work-Conserving Crossbar Switches", IEEE J. Sel. Areas in Communications, vol. 17, no. 6, June 1999, pp. 1057-1066.
8. K. Yoshigoe, K. Christensen: "A Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar", Proc. IEEE Workshop High Perf. Switching & Routing 2001, Dallas, TX, USA, May 2001, pp. 271-275.
9. Manolis Katevenis, Giorgos Passas, Dimitris Simos, Ioannis Papaefstathiou and Nikos Chrysos "Variable Packet Size Buffered Crossbar (CICQ) Switches", Proc. IEEE International Conference on Communications (ICC 2004), Paris, France, 20-24 June 2004, vol. 2, pp. 1090-1096; http://archvlsi.ics.forth.gr/bufxbar
10. V. Fineberg: "A Practical Architecture for Implementing End-to-End QoS in an IP Network", IEEE Communications Magazine, vol. 40, no. 1, Jan. 2002, pp. 122-130.
11. Wu-chang Feng et. al. "Adaptive Packet Marking for Providing Differentiated Services in the Internet", Proc. of Int. Conf. on Network Protocols, Oct. 1998.
12. Nikos Chrysos: "Design Issues of a Multiple-Priority, Variable-Size-Packet Buffered Crossbar", Technical report no 325, ICS-FORTH, Heraklion, Crete, Greece, October 2003; http://archvlsi.ics.forth.gr/ bufxbar