Current issues in packet switch design

Computer Communication Review

Volumn 33, Issue 1, 2003, Pages 119-124

  Minkenberg, Cyriel ^a   Luijten, Ronald P ^a   Abel, François ^a   Denzel, Wolfgang ^a   Gusat, Mitchell ^a  

^a IBM RESEARCH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; CONSTRAINT THEORY; INPUT OUTPUT PROGRAMS;

BUFFER BANDWIDTH REDUCTIONS; DESIGN PARAMETER; LINK RATES;

PACKET SWITCHING;

EID: 0012395279     PISSN: 01464833     EISSN: 01464833     Source Type: Conference Proceeding    
DOI: 10.1145/774763.774782     Document Type: Conference Paper

References (12)

1. A.G. Wassal and M.A. Hasan, "Low-Power System-Level Design of VLSI Packet Switching Fabrics," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 6, Jun. 2001, pp. 723-738.
2. http://www.telcordia.com, "Network Equipment-Building System (NEBS) Requirements: Physical Protection," GR-63-CORE.
3. http://www.telcordia.com, "Electromagnetic Compatibility & Electrical Safety," GR-1089-CORE.
4. J. Bolaria and B. Wheeler, "A Guide To Switch Fabrics," Feb. 2002, The Linley Group.
5. H.B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Addison-Wesley Pub. Co., Reading, MA, 1990.
6. http://www.npforum.org
7. H.T. Rung and A. Chapman, "The FCVC (Flow Controlled Virtual Channel) Proposal for ATM Networks," in Proc. Int. Conf. Network Protocols, San Francisco, CA, Oct. 1993, pp. 116-127.
8. C.M. Özveren, R. Simcoe, and G. Varghese, "Reliable and Efficient Hop-by-Hop Flow Control," IEEE J. Sel. Areas Commun., vol. 13, no. 4, May 1993, pp. 642-650.
9. McKeown, N., "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Networking, vol. 7, no. 2, Apr. 1999, pp. 188-201.
10. I. Stoica and H. Zhang, "Exact Emulation of an Output Queueing Switch by a Combined Input Output Queueing Switch," in Proc. 6th IEEE/IFIP IWQoS '98, Napa Valley, CA, May 1998, pp. 218-224.
11. S.-T. Chuang, A. Goel, N. McKeown and B. Prabhakar, "Matching Output Queueing with a Combined Input Output Queued Switch," IEEE J. Sel. Areas Commun., vol. 17, no. 6, Jun. 1999, pp. 1030-1039.
12. J.G. Dai and B. Prabhakar, "The Throughput of Data Switches with and without Speedup," in Proc. INFOCOM 2000, Tel Aviv, Israel, Mar. 2000, vol. 2, pp. 556-564.