-
2
-
-
0032641927
-
Coverage estimation for symbolic model checking
-
Y. Hoskote, T. Kam, Pei-Hsin Ho, and Xudong Zhao. "Coverage estimation for symbolic model checking". In Proceedings of the 36th Design Automation Conference (DAC), page 300-305, 1999.
-
(1999)
Proceedings of the 36th Design Automation Conference (DAC)
, pp. 300-305
-
-
Hoskote, Y.1
Kam, T.2
Ho, P.-H.3
Zhao, X.4
-
4
-
-
33745167971
-
Transition traversal coverage estimation for symbolic model checking
-
X. Xu, S. Kimura, K. Horikawa, and T. Tsuchiya. "Transition Traversal Coverage Estimation for Symbolic Model Checking". In Proceedings of the 3rd ACM/IEEE internatinoal Confernece on Formal Methods and Models for Co-Design (MEMOCODE), page 259-260, 2005.
-
(2005)
Proceedings of the 3rd ACM/IEEE Internatinoal Confernece on Formal Methods and Models for Co-design (MEMOCODE)
, pp. 259-260
-
-
Xu, X.1
Kimura, S.2
Horikawa, K.3
Tsuchiya, T.4
-
8
-
-
84943637314
-
On the use of a high-level fault model to check properties incompleteness
-
F. Fummi, G. Pravadelli, A. Fedeli, U. Rossi, and F. Toto. "On the use of a high-level fault model to check properties incompleteness". In Proceedings of the 1st ACM/IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE), pages 145-152, 2003.
-
(2003)
Proceedings of the 1st ACM/IEEE International Conference on Formal Methods and Models for Co-design (MEMOCODE)
, pp. 145-152
-
-
Fummi, F.1
Pravadelli, G.2
Fedeli, A.3
Rossi, U.4
Toto, F.5
-
9
-
-
35048877135
-
Numerical coverage estimation for the symbolic simulation of real-time systems
-
FORTE 2003
-
F. Wang, G.-D. Huang, F. Yu. "Numerical Coverage Estimation for the symbolic simulation of real-time systems". FORTE 2003, LNCS 2767, pages 160-176, 2003.
-
(2003)
LNCS
, vol.2767
, pp. 160-176
-
-
Wang, F.1
Huang, G.-D.2
Yu, F.3
-
10
-
-
0035392814
-
Coverage metrics for functional validation of hardware designs
-
S. Tasiran, and K. Keutzer. "Coverage metrics for functional validation of hardware designs". In IEEE Journals of Design & Test of Computers, Volume 18(4), pages 36-45, 2001.
-
(2001)
IEEE Journals of Design & Test of Computers
, vol.18
, Issue.4
, pp. 36-45
-
-
Tasiran, S.1
Keutzer, K.2
-
12
-
-
0029200193
-
Architecture validation for processors
-
R.C. Ho, C. Han Yang, M.A. Horowitz, and D.L. Dill. "Architecture validation for processors". In Proceedings of the 22nd Annual International Symposium on Computer Architecture, page 404-413, 1995.
-
(1995)
Proceedings of the 22nd Annual International Symposium on Computer Architecture
, pp. 404-413
-
-
Ho, R.C.1
Yang, C.H.2
Horowitz, M.A.3
Dill, D.L.4
-
16
-
-
0025437119
-
Directory-based cache coherence in large-scale multiprocessors computer
-
IEEE Computer Society
-
D. Chaiken, C. Fields, K. Kurihara, and A. Agarwal. "Directory-based cache coherence in large-scale multiprocessors Computer". In Computer, IEEE Computer Society, Volume 23, Issue 6, page 49-58,1999.
-
(1999)
Computer
, vol.23
, Issue.6
, pp. 49-58
-
-
Chaiken, D.1
Fields, C.2
Kurihara, K.3
Agarwal, A.4
|