-
1
-
-
0028579090
-
Formally verifying a microprocessor using a simulation methodology
-
IEEE Computer Society
-
D. Beaty and R. Bryant. Formally verifying a microprocessor using a simulation methodology. In Proc. 31st DAC, pp. 596-602. IEEE Computer Society, 1994.
-
(1994)
Proc. 31st DAC
, pp. 596-602
-
-
Beaty, D.1
Bryant, R.2
-
2
-
-
84947440884
-
Efficient detection of vacuity in actl formulas
-
I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh. Efficient detection of vacuity in ACTL formulas. In Proc. 9th CAV, LNCS 1254, pp. 279-290,1997.
-
(1997)
Proc. 9th CAV, LNCS 1254
, pp. 279-290
-
-
Beer, I.1
Ben-David, S.2
Eisner, C.3
Rodeh, Y.4
-
3
-
-
0024035719
-
Characterizing finite kripke structures in propositional temporal logic
-
M.C. Browne, E.M. Clarke, and O. Grumberg. Characterizing finite Kripke structures in propositional temporal logic. Theoretical Computer Science, 59:115-131,1988.
-
(1988)
Theoretical Computer Science
, vol.59
, pp. 115-131
-
-
Browne, M.C.1
Clarke, E.M.2
Grumberg, O.3
-
4
-
-
0033334451
-
Improving coverage analysis and test generation for large designs
-
J.P. Bergmann and M.A. Horowitz. Improving coverage analysis and test generation for large designs. In IEEE Int. Conf.for CAD, pp. 580-584,1999.
-
(1999)
IEEE Int. Conf.For CAD
, pp. 580-584
-
-
Bergmann, J.P.1
Horowitz, M.A.2
-
5
-
-
85037030721
-
Design and synthesis of synchronization skeletons using branching time temporal logic
-
Springer-Verlag
-
E.M. Clarke and E.A. Emerson. Design and synthesis of synchronization skeletons using branching time temporal logic. In Proc. Workshop on Logic of Programs, LNCS 131, pp. 52-71. Springer-Verlag, 1981.
-
(1981)
Proc. Workshop on Logic of Programs, LNCS
, vol.131
, pp. 52-71
-
-
Clarke, E.M.1
Emerson, E.A.2
-
6
-
-
0029238629
-
Efficient generation of counterexamples and witnesses in symbolic model checking
-
IEEE Computer Society
-
E.M. Clarke, O. Grumberg, K.L. McMillan, and X. Zhao. Efficient generation of counterexamples and witnesses in symbolic model checking. In Proc. 32nd DAC, pp. 427-432. IEEE Computer Society, 1995.
-
(1995)
Proc. 32nd DAC
, pp. 427-432
-
-
Clarke, E.M.1
Grumberg, O.2
McMillan, K.L.3
Zhao, X.4
-
8
-
-
0027262858
-
Automatic functional test generation using the extended finite state machine model
-
K.-T. Cheng and A. Krishnakumar. Automatic functional test generation using the extended finite state machine model. In Proc. 30th DAC, pp. 86-91, 1993.
-
(1993)
Proc. 30th DAC
, pp. 86-91
-
-
Cheng, K.-T.1
Krishnakumar, A.2
-
9
-
-
0030399158
-
An observability-based code coverage metric for functional simulation
-
S. Devadas, A. Ghosh, and K. Keutzer. An observability-based code coverage metric for functional simulation. In Proc. CAD, pp. 418-425,1996.
-
(1996)
Proc. CAD
, pp. 418-425
-
-
Devadas, S.1
Ghosh, A.2
Keutzer, K.3
-
11
-
-
0032640870
-
Simulation vector generation from hdl descriptions for observability enhanced-statement coverage
-
F. Fallah, P. Ashar, and S. Devadas. Simulation vector generation from hdl descriptions for observability enhanced-statement coverage. In Proc. 36th DAC, pp. 666-671,1999.
-
(1999)
Proc. 36th DAC
, pp. 666-671
-
-
Fallah, F.1
Ashar, P.2
Devadas, S.3
-
12
-
-
0031638166
-
OCCOM: Efficient computation of observability-based code coverage metrics for functional simulation
-
F. Fallah, S. Devadas, and K. Keutzer. OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Simulation. In Proc. 35th DAC, pp. 152-157,1998.
-
(1998)
Proc. 35th DAC
, pp. 152-157
-
-
Fallah, F.1
Devadas, S.2
Keutzer, K.3
-
13
-
-
0030412710
-
Validation coverage analysis for complex digital designs
-
R.C. Ho and M.A. Horowitz. Validation coverage analysis for complex digital designs. In Proc. CAD, pp. 146-151,1996.
-
(1996)
Proc. CAD
, pp. 146-151
-
-
Ho, R.C.1
Horowitz, M.A.2
-
14
-
-
0032641927
-
Coverage estimation for symbolic model checking
-
Y. Hoskote, T. Kam, P.-H Ho, and X. Zhao. Coverage estimation for symbolic model checking. In Proc. 36th DAC, pp. 300-305, 1999.
-
(1999)
Proc. 36th DAC
, pp. 300-305
-
-
Hoskote, Y.1
Kam, T.2
Ho, P.-H.3
Zhao, X.4
-
15
-
-
0029526430
-
Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors
-
Y. Hoskote, D. Moundanos, and J. Abraham. Automatic extraction of the control flow machine and application to evaluating coverage of verification vectors. In Proc. 1CDD, pp. 532-537,1995.
-
(1995)
Proc. 1CDD
, pp. 532-537
-
-
Hoskote, Y.1
Moundanos, D.2
Abraham, J.3
-
17
-
-
0000835369
-
On the development of reactive systems
-
Springer-Verlag
-
D. Harel and A. Pnueli. On the development of reactive systems. NATO Advanced Summer Institutes, volume F-13, pp. 477-498. Springer-Verlag, 1985.
-
(1985)
NATO Advanced Summer Institutes
, vol.F-13
, pp. 477-498
-
-
Harel, D.1
Pnueli, A.2
-
19
-
-
0029200193
-
Architecture validation for processors
-
R. Ho, C. Yang, M. Horowitz, and D. Dill. Architecture validation for processors. In Proc. of the 22nd Annual Symp. on Comp. Arch., pp. 404-413, 1995.
-
(1995)
Proc. of the 22nd Annual Symp. on Comp. Arch
, pp. 404-413
-
-
Ho, R.1
Yang, C.2
Horowitz, M.3
Dill, D.4
-
20
-
-
84957035600
-
Have i written enough properties ?" a method of comparison between specification and implementation
-
Springer-Verlag
-
S. Katz, D. Geist, and O. Grumberg. "Have I written enough properties ?" a method of comparison between specification and implementation. In 10th CHARME, LNCS 1703, pp. 280-297. Springer-Verlag, 1999.
-
(1999)
10th CHARME, LNCS 1703
, pp. 280-297
-
-
Katz, S.1
Geist, D.2
Grumberg, O.3
-
21
-
-
0029697462
-
I'm done simulating: Now what? Verification coverage analysis and correctness checking of the dec chip 21164 alpha microprocessor
-
M. Kantrowitz and L. Noack. I'm done simulating: Now what? verification coverage analysis and correctness checking of the dec chip 21164 alpha microprocessor. In Proc. of DAC, pp. 325-330,1996.
-
(1996)
Proc. of DAC
, pp. 325-330
-
-
Kantrowitz, M.1
Noack, L.2
-
23
-
-
84958653774
-
Vacuity detection in temporal model checking
-
Springer-Verlag
-
O. Kupferman and M.Y Vardi. Vacuity detection in temporal model checking. In 10th CHARME, LNCS 1703. pp. 82-96, Springer-Verlag, 1999.
-
(1999)
10th CHARME, LNCS
, vol.1703
, pp. 82-96
-
-
Kupferman, O.1
Vardi, M.Y.2
-
24
-
-
0001667648
-
An automata-theoretic approach to branching-time model checking
-
O. Kupferman, M.Y. Vardi, and P. Wolper. An automata-theoretic approach to branching-time model checking. Journal of the ACM, 47 (2):312-360, 2000.
-
(2000)
Journal of the ACM
, vol.47
, Issue.2
, pp. 312-360
-
-
Kupferman, O.1
Vardi, M.Y.2
Wolper, P.3
-
25
-
-
0022188649
-
Checking that finite state concurrent programs satisfy their linear specification
-
O. Lichtenstein and A. Pnueli. Checking that finite state concurrent programs satisfy their linear specification. In Proc. 12th POPL, pp. 97-107,1985.
-
(1985)
Proc. 12th POPL
, pp. 97-107
-
-
Lichtenstein, O.1
Pnueli, A.2
-
29
-
-
0020299274
-
Specification and verification of concurrent systems in cesar
-
Springer-Verlag
-
J.P. Queille and J. Sifakis. Specification and verification of concurrent systems in Cesar. In Proc. 5th Int. Symp. on Progr.,LNCS 137, pp. 337-351. Springer-Verlag, 1981.
-
(1981)
Proc. 5th Int. Symp. on Progr., LNCS
, vol.137
, pp. 337-351
-
-
Queille, J.P.1
Sifakis, J.2
|