-
2
-
-
0029724077
-
Rulebase, an industry-oriented formal verification tool
-
I. Beer, S. Ben-David, C. Eisner, A. Landver. "Rulebase, an industry-oriented formal verification tool". In Proceedings of ACM/IEEE Design Automation Conference (DAC), pp. 655-660, 1996.
-
(1996)
Proceedings of ACM/IEEE Design Automation Conference (DAC)
, pp. 655-660
-
-
Beer, I.1
Ben-David, S.2
Eisner, C.3
Landver, A.4
-
3
-
-
85034640711
-
The temporal semantics of concurrent programs
-
Symposium on Semantics of Concurrent Computation, Springer-Verlag, New York, NY
-
A. Pnueli. "The temporal semantics of concurrent programs". Symposium on Semantics of Concurrent Computation, LNCS, vol. 70, pp. 1-20. Springer-Verlag, New York, NY, 1979.
-
(1979)
LNCS
, vol.70
, pp. 1-20
-
-
Pnueli, A.1
-
4
-
-
0001206576
-
Application of temporal logic to the specification and verification of reactive systems: A survey of concurrent trends
-
Current Trends in Cuncurrency, Springer-Verlag, New York, NY
-
A. Pnueli. "Application of temporal logic to the specification and verification of reactive systems: a survey of concurrent trends". Current Trends in Cuncurrency, LNCS, vol. 224, pp. 510-584. Springer-Verlag, New York, NY, 1986.
-
(1986)
LNCS
, vol.224
, pp. 510-584
-
-
Pnueli, A.1
-
5
-
-
0032641927
-
Coverage estimation for symbolic model checking
-
Y. Hoskote, T. Kam, P. H. Ho, and X. Zao. "Coverage estimation for symbolic model checking". In Proceedings of ACM/IEEE Design Automation Conference (DAC), pp. 300-305, 1999.
-
(1999)
Proceedings of ACM/IEEE Design Automation Conference (DAC)
, pp. 300-305
-
-
Hoskote, Y.1
Kam, T.2
Ho, P.H.3
Zao, X.4
-
6
-
-
0022706656
-
Automatic verification of finite-state concurrent systems using temporal logic specifications
-
E. Clarke, E. Emerson, A. Sistla. "Automatic verification of finite-state concurrent systems using temporal logic specifications". ACM Transactions on Programming Languages and Systems, vol. 8, no. 2, pp. 244-263, 1986.
-
(1986)
ACM Transactions on Programming Languages and Systems
, vol.8
, Issue.2
, pp. 244-263
-
-
Clarke, E.1
Emerson, E.2
Sistla, A.3
-
8
-
-
84958778315
-
A practical approach to coverage in model checking
-
H. Chockler, O. Kupferman, R. P. Kurshan, and M. Y. Vardi. "A practical approach to coverage in model checking". In Proceedings of ACM Conference on Computer Aided Verification (CAV), pp. 66-78, 2001.
-
(2001)
Proceedings of ACM Conference on Computer Aided Verification (CAV)
, pp. 66-78
-
-
Chockler, H.1
Kupferman, O.2
Kurshan, R.P.3
Vardi, M.Y.4
-
10
-
-
0003680455
-
Symbolic functional vector generation for VHDL specifications
-
F. Ferrandi, F. Fummi, L. Gerli, D. Sciuto. "Symbolic functional vector generation for VHDL specifications". In Proceedings of IEEE Design Automation and Test in Europe (DATE), pp. 442-446, 1999.
-
(1999)
Proceedings of IEEE Design Automation and Test in Europe (DATE)
, pp. 442-446
-
-
Ferrandi, F.1
Fummi, F.2
Gerli, L.3
Sciuto, D.4
-
11
-
-
77954911468
-
High-level and hierarchical test sequence generation
-
O. Goloubeva, G. Jervan, Z. Peng, M. Sonza Reorda, M. Violante. "High-level and hierarchical test sequence generation". In Proceedings of IEEE High Level Design Verification and Test (HLDVT), pp. 169-174, 2002.
-
(2002)
Proceedings of IEEE High Level Design Verification and Test (HLDVT)
, pp. 169-174
-
-
Goloubeva, O.1
Jervan, G.2
Peng, Z.3
Sonza Reorda, M.4
Violante, M.5
-
12
-
-
0002232049
-
RTL-based functional test generation for high defects coverage in digital SoCs
-
M.B. Santos, F.M. Gonalves, I.C. Teixeira, J.P. Teixeira. "RTL-based functional test generation for high defects coverage in digital SoCs". In Proceedings of IEEE European Test Workshop (ETW), pp. 99-104, 2000.
-
(2000)
Proceedings of IEEE European Test Workshop (ETW)
, pp. 99-104
-
-
Santos, M.B.1
Gonalves, F.M.2
Teixeira, I.C.3
Teixeira, J.P.4
-
14
-
-
22944436037
-
A 1000X speed-up for properties completeness evaluation
-
A. Castelnuovo, A. Fedeli, A. Fin, F. Fummi, G. Pravadelli, U. Rossi, F. Sforza, F. Toto. "A 1000X speed-up for properties completeness evaluation". In Proceedings of IEEE High Level Design Verification and Test (HLDVT), pp. 18-22, 2002.
-
(2002)
Proceedings of IEEE High Level Design Verification and Test (HLDVT)
, pp. 18-22
-
-
Castelnuovo, A.1
Fedeli, A.2
Fin, A.3
Fummi, F.4
Pravadelli, G.5
Rossi, U.6
Sforza, F.7
Toto, F.8
-
15
-
-
0033308610
-
Synthesis for Testability of Highly Complex Controllers by Functional Redundancy Removal
-
IEEE Computer Society Press
-
F. Fummi, D. Sciuto, M. Serra. "Synthesis for Testability of Highly Complex Controllers by Functional Redundancy Removal". IEEE Transactions on Computers, IEEE Computer Society Press, Vol.48, No.12, pp.1305-1323, 1999.
-
(1999)
IEEE Transactions on Computers
, vol.48
, Issue.12
, pp. 1305-1323
-
-
Fummi, F.1
Sciuto, D.2
Serra, M.3
|