A fully programmable analog window comparator

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 3872-3875

  Xiao, Rui ^a   Laknaur, Amit ^a   Wang, Haibo ^a  

^a Southern Illinois University at Carbondale   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CMOS INTEGRATED CIRCUITS; ERROR ANALYSIS; INTEGRATED CIRCUIT LAYOUT;

ERROR THRESHOLD; INPUT SIGNALS;

COMPARATOR CIRCUITS;

EID: 34548857349     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.377884     Document Type: Conference Paper

References (18)

1. J. L. Huertas, A. Rueda, and D. Vazquez, "Testable switched-capacitor filters," Journal of Solid-State Circuits, vol. 28, no. 7, pp. 719-724, 1993.
2. J. Velasco-Medina, M. Nicolaidis, and M. Lubaszewski, "An approach to the on-line testing of operational amplifiers," in Proc. 7th Asian Test Symposium, 1998, pp. 290-295.
3. B. Vinnakota and R. Harjani, "The design of analog self-checking circuits," in Proc. Int. Conf. VLSI Design, 1994, pp. 67-70.
4. J. E. Franca, "Analogue-digital window comparator with highly flexible programmability," IEE Electronics Letters, pp. 2063-2064, 1991.
5. Y. Zhang and M. W.T.Wong, "Self-testable full range window comparator," in Proc. Region 10 TENCON 2004, vol. 4, 2004, pp. 262-265.
6. M. Lubaszewski, V. Kolarik, S. Mir, C. Nielsen, and B. Courtois, "Mixed-signal circuits and boards for high safety applications," in Proc. European Design and Test Conference, 1995, pp. 34-39.
7. V. Kolarik, M. Lubaszewski, and B. Courtois, "Designing self-exercising analogue checkers," in Proc. VLSI Test Symposium, 1994, pp. 252-257.
8. V. Kolarik, S. Mir, M. Lubaszewski, and B. Courtois, "Analog checkers with absolute and relative tolerances," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, pp. 607-612, 1995.
9. D. D. Venuto, M. J. Ohletz, and B. Ricco, "Testing of analogue circuits via (standard) digital gates," in Proc. Intl. Symp. on Quality Electronic Design, 2002, pp. 112-119.
10. _, "Digital window comparator for mixed-signal ic's design for testability," Journal of Electronic Testing: Theory and Applications, vol. 18, no. 2, pp. 121-128, 2002.
11. _, "Automatic repositioning technique for digital cell based window comparators and implementation within mixed-signal dft schemes," in Proc. Intl. Symp. on Quality Electronic Design, 2003, pp. 431-437.
12. D. D. Venuto and M. J. Ohletz, "On-chip test for mixed-signal asics using two-mode comparators with bias-programmable reference voltages," J. of Electronic Testing: Theory and Applications, vol. 17, pp. 243-253, 2001.
13. H. Stratigopoulos and Y. Makris, "An analog checker with dynamically adjustable error threshold for fully differential circuits," in Proc. VLSI Test Symposium, 2003, pp. 209-214.
14. _, "An analog checker with input-relative tolerance for duplicate signals," Journal of Electronic Testing: theory and applications, vol. 20, pp. 479-488, 2003.
15. _, "An adaptive checker for the fully differential analog code," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1421-1429, 2006.
16. S. K. H. Wang and S. Tragoudas, "On-line testing field programmable analog array circuits," in Proc. International Test Conference, 2004, pp. 1340-1348.
17. A. Laknaur and H. Wang, "A methodology to perform online self-testing for field-programmable analog array circuits," IEEE Transactions on Instrumentation and Measurement, vol. 54, no. 5, pp. 1751-1760, 2005.
18. P. Allen and D. Holberg, CMOS Analog Circuit Design. Oxford University Press, 2002.