Variable packet size buffered crossbar (CICQ) switches

IEEE International Conference on Communications

Volumn 2, Issue , 2004, Pages 1090-1096

  Katevenis, Manolis ^a   Passas, Georgios ^a   Simos, Dimitrios ^a   Papaefstathiou, Ioannis ^a   Chrysos, Nikos ^a,b  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

^b UNIVERSITY OF CRETE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

GRAPH THEORY; INFORMATION ANALYSIS; PACKET NETWORKS; SCHEDULING; SWITCHES; SWITCHING; THROUGHPUT;

BUFFERED CROSSBAR; CHIP LAYOUT; PACKET SWITCHES; SEGMENTATION AND REASSEMBLY (SAR) CIRCUITS;

CROSSBAR EQUIPMENT;

EID: 4143118052     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icc.2004.1312669     Document Type: Conference Paper

References (30)

1. T. Anderson, S. Owicki, J. Saxe, C. Thacker: "High-Speed Switch Scheduling for Local-Area Networks", ACM Trans, on Computer Systems, vol. 11, no. 4, Nov. 1993, pp. 319-352.
2. R. LaMaire, D. Serpanos: "Two-Dimensional Round-Robin Schedulers for Packet Switches with Multiple Input Queues", IEEE/ACM Trans. on Networking, vol. 2, no. 5, Oct. 1994, pp. 471-482.
3. N. McKeown: "The iSLIP Scheduling Algorithm for Input-Queued Switches", IEEE/ACM Trans. on Networking, vol. 7, no. 2, April 1999, pp. 188-201; http://tiny-tera.stanford.edu/~nickm/papers/ ToN April 99.pdf
4. N. Ni, L. N. Bhuyan: "Fair scheduling for Input Buffered Switches", citeseer.nj.nec.com/482342.html
5. P. Krishna, N. Patel, A. Charny, R. Simcoe: "On the Speedup Required for Work-Conserving Crossbar Switches", IEEE J. Sel Areas in Communications, vol. 17, no. 6, June 1999, pp. 1057-1066.
6. D. Stephens, H. Zhang: "Implementing Distributed Packet Fair Queueing in a scalable switch architecture", Proc. INFOCOM'98 Conf., San Francisco, CA, March 1998, pp. 282-290.
7. M. Nabeshima: "Performance Evaluation of a Combined Input and Crosspoint Queued Switch", IEICE Trans. Commun., vol. E83-B, no. 3, Mar. 2000, pp. 737-741.
8. T. Javidi, R. Magill, and T. Hrabik: "A High-Throughput Scheduling Algorithm for a Buffered Crossbar Switch Fabric" Proc. IEEE Int. Conf. on Communications (ICC'2001), Helsinki, Finland, June 2001, vol. 5, pp. 1586-1591.
9. G. Georgakopoulos: "Few buffers suffice: Explaining why and how crossbars with weighted fair queuing converge to weighted max-min fairness", Dept. of Computer Science, University of Crete, Heraklion, Crete, Greece, July 2003, 6 pages. http://archvlsi.ics.forth.gr/bufxbar/
10. S. Nojima, E. Tsutio, H. Fukuda, M. Hashimoto: "Integrated Services Packet Network Using Bus Matrix Switch", IEEE J. Sel Areas in Communications, vol. 5, no. 8, October 1987, pp. 1284-1292.
11. M. Katevenis: "Fast Switching and Fair Control of Congested Flow in Broad-Band Networks", IEEE J. Sel. Areas in Communications, vol. 5, no. 8, October 1987, pp. 1315-1326.
12. R. Rojas-Cessa, E. Oki, and H. Jonathan Chao: "CIXOB-k: Combined Input-Crosspoint-Output Buffered Switch", Proc. IEEE GLOBECOM, 2001, vol. 4, pp. 2654-2660.
13. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, I. Iliadis: "A Four-Terabit Packet Switch Supporting Long Round-Trip Times", IEEE Micro Magazine, vol. 23, no. 1, Jan./Feb. 2003, pp. 10-24.
14. K. Yoshigoe, K. Christensen: "A Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar", Proc. IEEE Workshop High Perf. Switching & Routing (HPSR 2001), Dallas, TX, USA, May 2001, pp. 271-275; http://www.csee.usf.edu/~christen/hpsr01.pdf
15. K. Yoshigoe and K. Christensen: "An Evolution to Crossbar Switches with Buffered Cross Points", IEEE Network Magazine, Vol. 17, No. 5, pp. 48-56, September-October 2003.
16. K. Yoshigoe, K. Christensen, A. Jacob: "The RR/RR CICQ Switch: Hardware Design for 10-Gbps Link Speed", Proc. IEEE Int. Performance, Computing, and Communications Conf., April 2003, pp. 481-485; http://www.csee.usf.edu/~christen/ipccc03.pdf
17. N. Chrysos: "Design Issues of Variable Packet Size, Multiple Priority Buffered Crossbars" Technical Report, ICS FORTH Hellas, Department of Computer Science, University of Crete October 2003; http://archvlsi.ics. forth.gr/bufxbar
18. N. Chrysos, M. Katevenis: "Multiple Priorities in a Two-Lane Buffered Crossbar", Inst. of Computer Science, FORTH, Heraklion, Crete, Greece, March 2004, 7 pages; http://archvlsi.ics.forth.gr/bufxbar
19. G. Sapountzis, M. Katevenis: "Benes Switching Fabrics with O(N)-Complexity Internal Backpressure", Proc. IEEE Workshop High Perf. Switching & Routing (HPSR 2003), Torino, Italy, June 2003, pp. 11-16; http://archvlsi.ics.forth.gr/bpbenes/
20. K. Harteros: "Fast Parallel Comparison Circuits for Scheduling", Institute of Computer Science, FORTH, Technical Report FORTH-ICS/TR-304, 78 pages, March 2002; http://archvlsi.ics.forth.gr/muqpro/ cmpTree.html
21. Quantum Flow Control (QFC) Alliance: "Quantum Flow Control: A cell-relay protocol supporting an Available Bit Rate Service", version 2.0, July 1995; originally at http://www.qfc.org but no longer there -copy at http://archvlsi.ics.forth.gr/~kateveni/534/qfc/
22. G. Kornaros e.a.: "ATLAS I: Implementing a Single-Chip ATM Switch with Backpressure", IEEE Micro, vol. 19, no. 1, Jan/Feb. 1999, pp. 30-41; http://archvlsi.ics.forth.gr/atlasI/hoti98/
23. UMC 0.18 micron Libraries; http://www.umc.com/english/design/b 3.asp
24. UMC 0.13 micron Libraries; http://www.umc.com/english/design/b 1.asp
25. Synopsys Design Compiler; http://www.synopsys.com
26. Cadence Design Systems; Silicon Encounter Place-and-Route Reference Manual; http://www.cadence.com
27. Ferdinand Gramsamer e.a.: "Flow Control Scheduling", revised and extended version of ICCCN 2002, Oct. 14-16, Miami, FL, pp438-443
28. Bruce A. Mah: "An empirical Model of HTTP Network Traffic", INFOCOM'97
29. "Cooperative Association for Internet Data Analysis"; http://www.caida.org
30. G. Passas: "Performance Evaluation of Variable Packet Size Buffered Crossbar Switches", Technical Report FORTH-ICS/TR-328, Inst. of Computer Science, FORTH, Heraklion, Crete, Greece; B.Sc. Thesis, Univ. of Crete; November 2003; http://archvlsi.ics.forth.gr/bufxbar