메뉴 건너뛰기




Volumn 46, Issue 3 A, 2007, Pages 954-961

A robust embedded ladder-oxide/Cu multilevel interconnect technology for 0.13 μm complementary metal oxide semiconductor generation

Author keywords

0.13 m node; CMOS; Complementary metal oxide semiconductor; Copper plug; Cu interconnect; Ladder oxide; Low k; Single damascene

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COPPER; ELECTRIC BREAKDOWN; ELECTROMIGRATION; METALLIZING;

EID: 34547885443     PISSN: 00214922     EISSN: 13474065     Source Type: Journal    
DOI: 10.1143/JJAP.46.954     Document Type: Article
Times cited : (9)

References (13)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.