Efficient use of memory bandwidth to improve network processor throughput

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 300-311

  Hasan, Jahangir ^a   Chandra, Satish ^b   Vijaykumar, T N ^a  

^a PURDUE UNIVERSITY   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; DYNAMIC RANDOM ACCESS STORAGE; PACKET NETWORKS; PACKET SWITCHING;

NETWORK PROCESSORS; PROGRAMMABLE MICROPROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0037669873     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859618.859653     Document Type: Conference Paper

References (25)

1. Werner, Bux, et al. Technologies and building blocks for fast packet forwarding. IEEE Communications Magazine, pages 70-77, January 2001.
2. C-Port Corporation. C-5 Digital Communications Processor. http://www.cportcorp.com/solutions/does/c5brief.pdf, 1999.
3. C-Port Corporation. C-5 Network Processor D0 Architecture Guide. http://e-www.motorola.com/collateral/C5NPD0-AG.pdf, 2001.
4. Tzi cker Chiueh and Srinidhi Varadarajan. Design and evaluation of a DRAM-based shared memory ATM switch. In Proceedings of ACM Sigmetrics '97 Conference, pages 248-259, 1997.
5. W. S. Cleveland, D. Lin, and D. X. Sun. IP packet generation: Statistical models for TCP start times based on connection-rate superposition. In Performance Evaluation Review: Proc. ACM Sigmetrics, pages 166-177, 2000.
6. S. I. Hong, et al. Access order and effective bandwidth for streams on a direct rambus memory. In Proceedings of Fifth International Symposium on High Performance Computer Architecture, pages 80-89, January 1999.
7. IBM. The Network Processor: Enabling Technology for High-Performance Networking. IBM Microelectronics, 1999.
8. IBM. IBM PowerNP NP2G Datasheet. http://www-3.ibm.com/chips/techlib/techlib.nsf/products/PowerNP_NP2G, 2002.
9. Intel Corporation. Intel IXP1200 Network Processor Family Hardware Reference Manual. http://developer.intel.com/ design/network/ixa.htm. 2001.
10. Intel Corporation. IXP1200 Software Development Kit. http://developer.intel.com/design/network/ixa.htm, 2001.
11. S. Iyer, R.R. Kompella, and N. McKeown. Analysis of a memory architecture for fast packet buffers. In Proc. IEEE Workshop High Performance Switching and Routing (HPSR), 2001.
12. J. Hasan, S. Chandra and T. N. Vijaykumar. Enhancing row locality to improve network processor throughput. Technical report, 10009638-020318-11TM, Bell Labs, Lucent Technologies, Mar 2002.
13. S. Keshav and R. Sharma. Issues and trends in router design. IEEE Communications MAgazine, pages 144-151, May 1998.
14. Eddie Kohler, Robert Morris, Benjie Chen, John Jannotti, and M. Frans Kaashoek. The Click modular router. Computer Systems, 18(3):263-297, 2000.
15. Mark Kohler. NP complete. Embedded Systems Programming, pages 45, November 2000.
16. James Larus and Michael Parkes. Using cohort scheduling to enhance server performance. In Proceedings of the Usenix Technical Conference, June 2002.
17. W. Lin, S. K. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Proceedings of Seventh International Symposium on High-Performance Computer Architecture, pages 301-312, January 2001.
18. National Laboratory for Applied Network Research. Daily Traces. http://pma.nlanr.net/PMA/, 2002.
19. A. Nikologiannis and M. Katevenis. Efficient per-flow queueing in DRAM at OC-192 line rate using out-of-order execution techniques. In Proceedings of the IEEE International Conference on Communications, pages 2048-2052, June 2001.
20. C. Partridge, et al. A fifty gigabit per second IP router. IEEE/ACM Transactions on Networking, 6(3):237-248, June 1998.
21. Scott Rixner et al. Memory access scheduling. In Proceedings of 27th Annual International Symposium Computer Architecture, pages 128-138, June 2000.
22. SAMSUNG Corporation. SAMSUNG Network DRAM. http://www.samsungelectronics.com/semiconductors/dram/ technical_data/application_notes/network-dram_app_note2.pdf, 2002.
23. Tammo Spalink, Scott Karlin, Larry Peterson, and Yitzchak Gottlieb. Building a robust software-based router using network processors. In Proceedings of the 18th ACM Symposium on Operating Systems Principles, pages 216-229. Association for Computing Machinery, October 2001.
24. M. Waldvogel, G. Varghese, J. Turner, and B. Plattner. Scalable high speed IP routing lookup. In Proceedings of the ACM Communication Architectures, Protocols, and Applications (SIGCOMM'97), September 1997.
25. T. Wolf and M. Franklin. Locality-aware predictive scheduling of network processors. In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 152-159, November 2001.