Circuit-switched coherence

IEEE Computer Architecture Letters

Volumn 6, Issue 1, 2007, Pages 5-8

  Jerger, Natalie Enright ^a   Lipasti, Mikko ^a   Peh, Li Shiuan ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NETWORK PROTOCOLS; OPTIMIZATION; PACKET NETWORKS; ROUTERS;

CIRCUIT-SWITCHED COHERENCE; COMMUNICATION LATENCY; INTERCONNECT DELAY;

SWITCHING NETWORKS;

EID: 34547614597     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2007.2     Document Type: Article

References (21)

1. M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato, "Owner prediction for accelerating cache-to-cache transfer misses in a cc-numa architecture," in Proc. of ACM/IEEE conf. on SC, 2002.
2. E. Bilir, R. Dickson, Y. Hu, M. Plakal, D. Sorin, M. Hill, and D. Wood, "Multicast snooping: A new coherence method using a multicast address network," in Proc. of ISCA, May 1999.
3. H. Cain, K. Lepak, B. Schwarz, and M. H. Lipasti, "Precise and accurate processor simulation," in Workshop On Computer Architecture Evaluation using Commercial Workloads, 2002.
4. J. F. Cantin, M. H. Lipasti, and J. E. Smith, "Improving multiprocessor performance with coarse-grain coherence tracking," in Proceedings of the 32th ISCA, 2005.
5. W. Dally, "Express cubes: Improving the performance of k-ary n-cube interconnection networks," IEEE Trans. on Comp., vol. 40, no. 9, 1991.
6. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA: Morgan Kaufmann Pub., 2003.
7. Z. Ding, R. Hoare, A. Jones, D. Li, S. Shao, S. Tung, J. Zheng, and R. Melhem, "Switch design to enable predictive multiplexed switching in multiprocessor networks," in Proc. of 19th IEEE IPDPS, 2005.
8. J. Duato, P. Lopez, F. Silla, and S. Yalamanchili, "A high-performance router architecture for interconnection networks," in ICCP, 1996.
9. P. Gaughan and S. Yalamanchili, "A family of fault tolerant routing protocols for direct multiprocessor networks," TPDS, vol. 6, no. 5, May 1995.
10. P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, "Implementation and evaluation of on-chip network architectures," in International Conference on Computer Design, October 2006.
11. S. Kaxiras and C. Young, "Coherence communcation prediction in shared-memory multiprocessors," in Proc. of HPCA-6, 2000.
12. P. Kundu, "On-die interconnects for next generation cmps," in Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems, December 2006.
13. J. Laudon and D. Lenoski, "The sgi origin: a ccnuma highly scalable server," in Proceedings of the 24th ISCA, 1997.
14. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. of the 31st ISCA, 2004.
15. SPEC, "SPEC benchmarks," http://www.spec.org.
16. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin, "Wavescalar, " in MICRO-36, 2003.
17. M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal, "Scalar operand networks: On-chip interconnect for ilp in partitioned architectures," in Proceedings of HPCA, February 2003.
18. TPC, "TPC benchmarks," http://www.tpc.org.
19. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in Proceedings of MICRO-35, 2002.
20. D. Wiklund and D. Liu, "Socbus: Switched network on chip for hard real time embedded systems," in Proc. of 17th IEEE IPDPS, 2003.
21. P. T. Wolkotte, G. J. Smit, G. K. Rauwerda, and L. T. Smit, "An energy efficient reconfigurable circuit-switched network-on-chip," in Proceedings of the 19th IEEE IPDPS, 2005.