Body-bias regulator for ultra low power multifunction CMOS gates

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1255-1258

  Granhaug, Kristian ^a   Aunet, Snorre ^a   Lande, Tor Sverre ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

BIAS CURRENTS; COMPUTER SIMULATION; ELECTRIC CURRENT REGULATORS; ELECTRIC POTENTIAL; GATES (TRANSISTOR); HIGH TEMPERATURE EFFECTS; MONTE CARLO METHODS; PARAMETER ESTIMATION;

BODY BIAS REGULATOR; DEGREE OF SYMMETRY; SUBTHRESHOLD CURRENTS; ULTRA LOW POWER;

CMOS INTEGRATED CIRCUITS;

EID: 34547332059     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. P. P. Gelsinger, "Microprocessors for the new millennium; Challenges, Opportunities, and New Frontiers," Digest of technical papers, 2001 IEEE Solid-State Circuits Conference, pp. 22-25, 2001.
2. J. Rabaey, M. Pedram and P. Landman, in "Low Power Design Methodologies," Kluwer Academic Publishers, Boston, 1995.
3. H. Soeleman, K. Roy and B. C. Paul, "Robust Subthreshold Logic for Ultra-Low Power Operation," IEEE Transactions on Very large Scale Integration (VLSI) Systems, vol. 9, no. 1, pp. 90-99, Feb. 2001.
4. J. T. Kao, M. Miyazaki and A. R. Chandrakasan, "A 175 mV Multiply Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture," IEEE Journal of Solid-State Circuits, vol. 37, pp. 1545-1554, Nov. 2002.
5. T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gatelevel weighted sum and threshold operations," Technical Digest of International Electron Devices Meeting, Washington DC, USA, pp. 919-922, Dec. 1991.
6. Y. P. Tsividis, Operation and Modeling of the MOS transistor, McGraw-Hill, Inc., 1987.
7. X. Xi, M. Dunga, J. He, W. Liu, K. M. Cao, X. Jin, J. J. Ou, M. Chan, A. M. Niknejad and C. Hu, "BSIM4.3.0 MOSFET Model - User's Manual," Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, 2003.
8. L. A. P. Melek, M. C. Schneider and C. Galup-Montoro, "Body-Bias Compensation Technique for SubThreshold CMOS Static Logic Gates," SBCCI'04, Sep. 2004.
9. A. Bryant, J. Brown, P. Cottrell, M. Ketchen, J. Ellis-Monaghan and E. J. Nowak, "Low-Power CMOS at Vdd=4kT/q," Dev. Res. Conf, 2001.
10. S. Aunet and Y. Berg, "Three sub-fJ Power-Delay-Product Subthreshold CMOS Gates," IFlP VISI-SoC, Oct. 2005.
11. S. Aunet, B. Oelmann, S. Abdalla and Y. Berg, "Reconfigurable Subthreshold CMOS Perceptron," International Joint Conference on Neural Networks (IJCNN), pp. 1983-1988, Jun. 2004.
12. H. Iwamura, M. Akazawa and Y. Amemiya, "Single Electron Majority Logic Circuits," IEICE Transactions on Electronics, V E18 C, pp. 42-48, 1998.
13. N. Weste and D. Harris, CMOS VLSI Design - A Circuits and Systems Perspective, 3rd ed., Addison Wesley, 2004.
14. S. Aunet, "Kretselement, Norwegian patent application, no. 20035537," Leiv Eiriksson Nyskapning, Trondheim, Dec. 2003.
15. E. J. Nowak, "Maintaining the benefits of CMOS scaling when scaling bogs down." IBM J. Res. & Dev., vol. 46, no. 2/3. pp. 169-180, Mar./May 2002.
16. B. Wong, A. Mittal, Y. Cao. and G. W. Starr, Nano-CMOS Circuits and Physical Design, Wiley-Interscience, 2004.
17. S. Aunet and M. Hartmann, "Real Time reconfigurable Threshold Elements and Some Applications to Neural Hardware," Pmceedings to International Conferance of Evolvable Systems: From Biology to Hardware, LNCS 2606, pp. 365-376, Mar. 17-20, 2003.
18. A. Schmid and Y. Leblebici, "Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors," IEEE Conference on Nanotechnology, pp. 516-519, Aug. 2003.
19. A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasović, R. E. Jenkins and K. Strohbehn, "Current-Mode Subthreshold MOS Circuits for Analog VLSI Neural Systems," IEEE Transactions on Neural Networks, vol. 2, no. 2, pp. 205-213, Mar. 1991.