Reconfigurable subthreshold CMOS perceptron

IEEE International Conference on Neural Networks - Conference Proceedings

Volumn 3, Issue , 2004, Pages 1983-1988

  Aunet, Snorre ^a   Oelmann, Bengt ^b   Abdalla, Suliman ^b   Berg, Yngvar ^a  

^a UNIVERSITY OF OSLO   (Norway)

^b MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN LOGIC; MOORE'S LAW; NEURONS; THERMAL VOLTAGE;

BOOLEAN FUNCTIONS; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; ELECTRIC RESISTANCE; ELECTRON TUBES; FINITE AUTOMATA; FUNCTIONS; MOSFET DEVICES; NANOTECHNOLOGY; THRESHOLD ELEMENTS;

CMOS INTEGRATED CIRCUITS;

EID: 10844292586     PISSN: 10987576     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2004.1380919     Document Type: Conference Paper

References (17)

1. V. Beiu, J. M. Quintana, and M. J. Avedillo, "VLSI Implementations of Threshold Logic - a Comprehensive Survey," IEEE Transactions on Neural Networks, vol. 14, pp. 1217-1243, Sept. 2003.
2. T. Shibata, T. Ohmi, "An intelligent MOS transistor featuring gate-level weighted sum and threshold operations," Technical Digest of International Electron Devices Meeting, Washington DC, USA, December, 1991, pp. 919-922.
3. J. Rabaey, M. Pedram, P. Landman, in "Low Power Design Methodologies," Kluwer Academic Publishers, Boston, 1995.
4. J. B. Lerch, "Threshold Gate Circuits Employing Field-Effect Transistors" U. S. Patent 3 715 603, Feb. 6, 1973.
5. M. G. Johnson, "A Symmetric CMOS NOR Gate for High-Speed Applications," IEEE Journal of Solid-State Circuits, vol. 23, pp. 1233-1236, October 1988.
6. K. J. Schultz, R. J. Francis, K. C. Smith, "Ganged CMOS: Trading Standby Power for Speed," IEEE Journal of Solid-State Circuits, vol. 25, pp. 870-873, June. 1990.
7. Y. Berg, T. S. Lande, "Programmable floating-gate MOS logic for low-power operation," Proceedings of the IEEE International Symposium on Circuits and Systems, Hong Kong, 1997, vol. 3, pp. 1792-1795.
8. S. Aunet, Y. Berg, O. Tjore, Ø. Næss, T. Sæther, "Four-MOSFET Floating-Gate UV-programmable Elements for Multifunction Binary Logic," Proceedings of the 5th World Multiconference on Systemics, Cybernetics and Informatics, Orlando, FL, USA, July 2001, vol. III, pp. 141-144.
9. T. Ytterdal, S. Aunet, "Compact Low-Voltage Self-Calibrating Digital Floating-Gate CMOS Logic Circuits," Proceedings of the IEEE International Symposium on Circuits and Systems, Scottsdale, Arizona, USA, vol. 5, pp. 393-396.
10. S. Aunet, T. Ytterdal, Y. Berg, T. Sæther, "Multiple-input Floating-Gate Linear Threshold Element Tuned by Well Potential Adjustment, " Proceedings of the 20th IEEE Norchip Conference, Copenhagen, Denmark, November 2002, pp. 220-225.
11. H. Soeleman, K. Roy, Bipul C. Paul, "Robust Subthreshold Logic for Ultra-Low Power Operation," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, pp. 90-99, February 2001.
12. T. Kobayashi, T. Sakurai, "Self-adjusting Threshold-Voltage Scheme (SATS) for low-voltage high-speed operation," Proceedings of the IEEE Custom Integrated Circuits Conference, San Diego, CA, USA, May 1994, pp. 271-274.
13. P. P. Gelsinger, "Microprosessors for the new millennium; Challenges, Opportunities, and New Frontiers," Digest of technical papers, 2001 IEEE Solid-State Circuits Conference, pp. 22-25, 2001.
14. S. Aunet, "Kretselement," Norwegian patent application number 20035537, December 11, 2003.
15. A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasovic, R. E. Jenkins, K. Strohben, "Current-Mode Subthreshold MOS Circuits for Analog VLSI Neural Systems," IEEE Transactions on Neural Networks, vol. 2, pp. 205-213, March. 1991.
16. S. Aunet, Y. Berg, T. Sæther, "Real-time reconfigurable linear threshold elements implemented in floating-gate CMOS," IEEE Transactions on Neural Networks, vol. 14, pp. 1244-1256, Sept. 2003.
17. V. Beiu, H. Makaruk, "Deeper Sparser Nets can be Optimal," Neural Proc. Letters, vol. 8, pp. 201-210, Dec. 1998.