Real-time reconfigurable linear threshold elements and some applications to neural hardware

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2606, Issue , 2003, Pages 365-376

  Aunet, Snorre ^a   Hartmann, Morten ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; FAULT TOLERANCE; RECONFIGURABLE HARDWARE; SPICE;

ANALOG AND DIGITAL CIRCUITS; BIOLOGICAL NEURON; DOUBLE-POLY CMOS TECHNOLOGY; NEURAL HARDWARE; POWER DELAY PRODUCT; POWER SUPPLY VOLTAGE; SPICE SIMULATIONS; TRANSISTOR COUNT;

THRESHOLD ELEMENTS;

EID: 84956966208     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-36553-2_33     Document Type: Conference Paper

References (20)

1. P. Hasler, T. S. Lande Overview of Floating-Gate Devices, Circuits and Systems, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, January 2001. 2. http://www.impinj.com September, 2002.
2. S. Aunet, Y. Berg, T. Sæther A New 2-MOSFET Universal Floating-Gate Element for Reconfigurable Digital Logic Proceedings of the 19th IEEE Norchip Conference, Kista, Sweden, 12-13 November 2001, pp. 240-245.
3. T. Shibata, T. Ohmi An Intelligent MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations, Technical Digest, International Electron Devices Meeting, 1991.
4. T. S. Lande, D. T. Wisland, T. Sæther, Y. Berg FLOGIC - Floating-Gate Logic for Low-Power Operation Proceedings of the 3rd IEEE International Conference on Electronics, Circuits and Systems, 1996, pp 1041-1044.
5. Y. Berg, T. S. Lande, S. Næss Low-Voltage Floating-Gate Current Mirrors Proceedings of the the Tenth Annual IEEE International ASIC Conference and Exhibit (ASIC), Portland, OR, USA, 7-10 Sept. 1997, pp 21-24.
6. Y. Berg, D. T. Wisland, T. S. Lande Ultra Low-Voltage/Low-Power Digital Floating-Gate Circuits IEEE Transactions on Circuits and Systems II, analog and digital signal processing, Vol. 46, Issue 7, pp. 930-936, July 1999.
7. S. Aunet Real-time reconfigurable devices implemented in UV-light programmable floating-gate CMOS Dissertation for the degree of doktor ingeniør, Norwegian University of Science and Technology, ISBN 82-471-5447-1, 2002.
8. Austria Mikro Systeme International AG 0.6 um CMOS CUP Process Parameters Document no. 9933011, Rev. B, Oct. 1998.
9. Y. Berg, D. T. Wisland, T. S. Lande Ultra Low-Voltage/Low-Power Digital Floating-Gate Circuits IEEE Transactions on Circuits and Systems II, analog and digital signal processing, Vol. 46, Issue 7, pp. 930-936, July 1999.
10. J. Rabaey, M. Pedram, P. Landman Low Power Design Methodologies in J. Rabaey, M. Pedram (editors), Low Power Design Methodologies, Kluwer Academic Publishers, 1997.
11. S. Aunet, Y. Berg, O. Tjore, Ø. Næss, T. Sæther Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic Proceedings of the 5th World Multiconference on Systemics, Cybernetics and Informatics, Orlando, FL, USA, Volume 3,2001, pp 141-144.
12. P. P. Gelsinger Microprocessors for the New Millennium: Challenges, Opportunities, and New Frontiers Digest of technical papers, IEEE International Solid-State Circuits Conference, 2001, pp. 22-25.
13. G. Gilder, B. Swanson Seattle Sunburst Gilder Technology Report, 2002.
14. K. R. Laker, W. M. C. Sansen Design of analog integrated circuits and systems McGraw-Hill International Editions, ISBN 0-07-113458-1, 1994.
15. R. Bahr A Design of Linear Four Quadrant Analog Multipliers Using Floating-Gate Transistors thesis for the cand. scient. degree, University of Oslo, Faculty of Mathematics and Natural Sciences, Department of informatics, May 2001.
16. K. Y. Siu, J. Bruck Neural Computation of Arithmetic Functions Proceedings of the IEEE, No. 10, pp. 1669-1675, October 1990.
17. V. Bohossian Neural Logic: Theory and Implementation Dissertation for the Ph.D. degree, California Institute of Technology, 1998.
18. D. Hammerstrom Computational Neurobiology Meets Semiconductor Engineering Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic, 2000, pp. 3-12.
19. K. Y. Siu, J. Bruck, T. Kailath, T. Hofmeister Depth Efficient Neural Networks for Division and Related Problems IEEE Transactions on information theory, Vol. 39, No. 3, pp. 946-956, May 1993.
20. T. Shibata Intelligent VLSI Systems Based on a Psychological Brain Model Proceedings of the 2000 IEEE International Symposium on Intelligent Signal Processing and Systems, pp 323-332, Hawaii, U.S.A., November 5-8, 2000.