A novel low-power physical design methodology for MTCMOS

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 5603-5606

  Zhao, Xin ^a   Cai, Yici ^a   Zhou, Qiang ^a   Hong, Xianlong ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER TRANSMISSION NETWORKS; LOGIC DESIGN; OPTIMIZATION; TRANSISTORS; VIRTUAL REALITY;

SLEEP TRANSISTORS; VIRTUAL SUPPLY NETWORKS;

CMOS INTEGRATED CIRCUITS;

EID: 34547299425     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Geoffrey C-F Yeap, "Leakage Current in Low Standby Power and High Performance Devices: Trends and Challenges," In Proc. International Symposiums, on Physical Design, San Diego, CA, Apr. 7-10, 2002, pp.22-27.
2. Karnik, T., Borkar, S., De, V., "Sub-90nm Technologies - challenges and opportunities for CAD," In Proc. the IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 10-14, 2002, pp.203-206.
3. Kaijian Shi, Jason Binney, "Design Optimization Methodologies for Low-Leakage Power Designs in Sub-90nm Technology," Euro Design Con 2004
4. Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T. Shigematsu, S., Yamada, J., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE journal of solid-state circuits, Aug. 1995, 30(8): 847-853.
5. Anis, M., Areibi, S., Mahmoud, M., Elmasry, M., "Dynamic and Leakage Power Reduction in MTCMOS Circuits, Using an Automated Efficient Gate Clustering Technique," In Proc. ACM/IEEE Design Automation Conference, New Orleans, LA, Jun, 10-14, 2002 pp. 480-485.
6. Kao, J., Narendra, S., Chandrakasan, A., "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns," In Proc. ACM/IEEE Design Automation Conference, San Francisco, CA 1998, pp.495-500.
7. Khandelwal, V., Srivastava, A., "Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors," In Proc. the IEEE Int. Conf. Computer-Aided. Design, San Jose, CA Nov. 7-11, 2004, pp.533-536.
8. Long, C., He, L., "Distributed Sleep Transistor Network for Power Reduction,"IEEE Trans on VLSI, Sept. 2004, 12(9): 937-946.
9. Kao, J., Chandrakasan, A., Antoniadis, D., "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology," In Proc. ACM/IEEE Design. Automation Conference, Anaheim, CA, Jun.9-11, 1997, pp.409-414.
10. Anis, M., Areibi, S., Elmasry, M., "Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits," IEEE Trans on CAD, Oct. 2003, 22(10): 1324-1341.
11. Suhwan Kim, Stephen V. Kosonocky, Daniel R. Knebel, "Understanding and Minimizing Ground Bounce During Mode Transition of Power Gating Structures," In Proc. the International Symposiums on Low Power Electronics and Design, Seoul, Korea, Aug. 25-27, 2003, pp. 22-25.
12. Babighian, P., Benini, L., Macii, A., Macii, E., "Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion," In Proc. the International Symposiums on Low Power Electronics and Design, Newport Beach, CA Aug. 9-11, 2004, pp.138-143.
13. J. M. Kleinhans, G. Sigl, F. M. Johannes and K. J. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE Trans on CAD, Mar. 1991, 10(3):356-3.