A simplicial CNN visual processor in 3D SOI-CMOS

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1311-1314

  Mandolesi, Pablo S ^a   Julian, Pedro ^a   Andreou, Andreas G ^b  

^a UNIVERSIDAD NACIONAL DEL SUR   (Argentina)

^b Whiting School of Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; DIGITAL CIRCUITS; PHOTODETECTORS; PROGRAM PROCESSORS; SILICON ON INSULATOR TECHNOLOGY;

ARITHMETIC LOGIC UNITS; DIGITAL VISUAL PROCESSOR; INTERFACE CIRCUITS; TIMING STATE MACHINE;

CMOS INTEGRATED CIRCUITS;

EID: 34547279574     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. J. S. Kilby, "Turning potential into realities: The invention of the integrated circuit," http:/nobelprize.org/physics/laureates/2000/ kilbylecture.pdf, Dallas, TX, December 2000.
2. ITRS, "International technology roadmap for semiconductors," http://public.itrs.net, 2005.
3. G. E. Moore, "Progress in digital integrated electronics," 1975 International Electron Devices Meeting, vol. 21, pp. 11-13, 1975.
4. R. Buchner, W. VanDerWel, K. Haberger, S. Seitz, J. Weber, and P. Seegebrecht, "Process technology for 3D-CMOS devices," in IEEE SOS/SOI Technology Conference, October 1989, pp. 72-73.
5. M. Koyanagi. H. Kurino, K. W. Lee, K. Sakuma, N. Miyakawa, and H. Hitano, "Future system-on-silicon LSI chips," in IEEE Micro, July-August 1998, pp. 18-22.
6. H. Kurino, K. Lee, T. Nakamura, K. Sakuma. K. Park, N. Miyakawa, H. Shimazutsu, K. Kim, K. Inamura, and M. Koyangi, "Intelligent image sensor chip with three dimensional structure," Electron Devices Meeting, 1999. IEDM Technical Digest International, pp. 879-882, Dec. 1999.
7. M. Koyanagy, Y. Nakagawa, K. W. Lee, T. Nakamura, Y. Yamada, K. Park, and H. Kurino, "Neuromorphic vision chip fabricated using three-dimensional integration technology," in IEEE International Solid-State Circuits Conference, vol. 1, February 2001, pp. 270-271.
8. J. Burns, L. McIlrath, J. Hopwood, C Keast, D. Vu, K. Warner, and P. Wyatt, "An SOI three-dimensional integrated circuit technology," in IEEE International SOI Conference, October 2000, pp. 20-21.
9. V. Suntharalingam, R. Berger, J. Burns, C. Chen, C Keast, J. Knecht, R. Lambert, K. Newcomb, D. O'Mara, C Stevenson, B. Tyrrell, K.Warner, B. Wheeler, D.Yost, and D.Young, "CMOS image sensor fabricated in three-dimensional integrated circuit technology," in IEEE International Solid-State Circuits Conference, vol. 1, February 2005, pp. 356-357.
10. K. W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H. Hashimoto, K. T. Park, H. Kurino, and M. Koyanagi, "Three-dimensional shared memory fabricated using wafer stacking technology," in IEEE International Electron Devices Meeting, 2000, pp. 165-168.
11. X. Lei, C C Liu, H. S. Kim, S. K. Kim, and S. Tiwari, "Three-dimensional integration: technology, use, and issues for mixed-signal applications," IEEE Transactions on Electron Devices, vol. 50, pp. 601-609, March 2003.
12. Massachusetts Institute of Technology Lincoln Laboratory, "MITLL low-power FDSOI CMOS process design guide," June 2005.
13. A. Topol and twenty eight other authors, "Enabling SOI-Based Assembly Technology for Three-Dimensional (3D) Integrated Circuits (ICs)," in Proceedings IEDM, 2005, pp. 363-365.
14. P. Julián, R. Dogaru, and L. O. Chua, "A piecewise-linear simplicial coupling cell for CNN gray-level image processing," IEEE Trans. Circuits Syst. I, vol. 49, pp. 904-913, July 2002.
15. R. Dogaru, P. Julián, and L. O. Chua, "The simplicial neural cell and its mixed-signal circuit implementation: An efficient neural network architecture for intelligent signal processing in portable multimedia applications," IEEE Trans. Neural Net., vol. 13, pp. 995-1008, July 2002.
16. L. O. Chua and L. Yang, "Cellular neural networks: Theory," IEEE Trans. Circuits Syst. I, vol. CAS-35, pp. 1257-1272, October 1988.
17. P. S. Mandolesi, P. Julián, and A. G. Andreou, "A scalable and programmable simplicial CNN digital pixel processor architecture," Transactions on Circuits and Systems Part I, vol. 51, no. 5, pp. 988-996, May 2004.