Side channel analysis resistant design flow

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2909-2912

  Aigner, M ^a   Mangard, S ^a   Menichelli, F ^b   Menicocci, R ^b   Olivieri, M ^b   Popp, T ^a   Scotti, G ^b   Trifiletti, A ^b  

^a GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

^b SAPIENZA UNIVERSITY OF ROME   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; CRYPTOGRAPHY; ELECTRIC CONNECTORS; MICROPROCESSOR CHIPS; PHASE CHANGING CIRCUITS;

RESISTANT DESIGN FLOWS; SIDE-CHANNEL ATTACKS (SCA); SIMULATION TOOLS;

CHANNEL CAPACITY;

EID: 34547241618     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. P. C. Kocher, J. Jaffe, and B. Jun., "Differential Power Analysis." In Michael Wiener, Advances in Cryptology - CRYPTO '99. 19th Annual International Cryptology Conference, Santa Barbara, California, USA, August 15- 19, 1999, Proceedings, volume 1666 of Lecture Notes in Computer Science, pages 388-397. Springer, 1999.
2. K. Tiri and I. Verbauwhede. "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation". In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France, pages 246-251. IEEE Computer Society, 2004.
3. F. Klug, O. Kniffler, and B. Gammel. "Rechenwerk, Verfahren zum Ausfuhren einer Operation mit einem verschlüsselten Operanden, Carry-Select-Addierer und Kryptographieprozessor. German Patent DE 10201449 C1, January 2002.
4. S. Mangard, T. Popp, B. Gammel, "Side-Channel Leakage of Masked CMOS Gates", Proceedings of the RSA Conference 2005 Cryptographers' Track (CT-RSA 2005, February 14-18, 2005, San Francisco, USA), Lecture Notes in Computer Science (LNCS), Springer Verlag, 2005
5. T. Popp, S. Mangard, "Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints", Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems 2005 (CHES 2005, August 29 - September 1, 2005, Edinburgh, Scotland), Lecture Notes in Computer Science (LNCS), Springer Verlag, 2005
6. J.I. den Hartog and E.P. de Vink, "Virtual Analysis and Reduction of Side-Channel Vulnerabilities of Smartcards", Proceedings of 2nd International Workshop on Formal Aspects in Security and Trust - FAST 2004, IFIP 173.
7. S. Berna Ors, F. Gurkaynak, E. Oswald, and B. Preneel, "Power-Analysis Attack on an ASIC AES implementation", Proceedings of the IEEE International Conference on Information Technology: Coding and Computing - ITCC'04, vol. 2, pp. 546-552.
8. M. Bucci, M. Guglielmo, R. Luzzi, and A. Trifiletti, "A Power Consumption Randomization Countermeasure for DPA-Resistant Cryptographic Processor", Integrated Circuit and System Design - Power and Timing Modeling, Optimization and Simulation - PATMOS 2004, Lecture Notes in Computer Science, 3254, pp. 481-490, 2004.
9. H. Li, A.T. Markettos, and S. Moore, "Security Evaluation Against Electromagnetic Analysis at Design Time", Workshop on Cryptographic Hardware and Embedded Systems - CHES 2005, Lecture Notes in Computer Science. 3659, pp. 280-292, 2005.
10. AES, Advanced Encryption Standard, FIPS 197, Available at http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.
11. Kris Tiri and Ingrid Verbauwhede. "Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology." In Colin D. Walter, Cetin Kaya Koc, and Christof Paar, editors, Cryptographic Hardware and Embedded Systems - CHES 2003, 5th International Workshop, Cologne, Germany, September 8-10, 2003, Proceedings, volume 2779 of Lecture Notes in Computer Science, pages 137-151. Springer, 2003.
12. S. Mangard, N. Pramstaller, and E. Oswald. "Successfully Attacking Masked AES Hardware Implementations", Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems 2005 (CHES 2005, August 29 - September 1, 2005, Edinburgh, Scotland), Lecture Notes in Computer Science (LNCS), Springer Verlag, 2005
13. E. Valentini, R.Ulmer, E. Haselwandter and T. Popp, "Configurable Logic Style Translation Based on an OpenAccess Engine" to be published in the proceedingsof IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2005