Balanced self-checking asynchronous logic for smart card applications

Microprocessors and Microsystems

Volumn 27, Issue 9, 2003, Pages 421-430

  Moore, Simon ^a   Anderson, Ross ^a   Mullins, Robert ^a   Taylor, George ^a   Fournier, Jacques Jean Alain ^b  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b NONE

Author keywords

Asynchronous logic; Differential power analysis; Electromagnetic emissions analysis; Security; Smart card

Indexed keywords

ENCODING (SYMBOLS); FORMAL LOGIC; MICROCONTROLLERS; SMART CARDS;

ASYNCHRONOUS LOGIC;

MICROPROCESSOR CHIPS;

EID: 0041325255     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(03)00092-9     Document Type: Conference Paper

References (20)

1. P. Kocher, J. Jaffe, B. Jun, Differential power analysis, Proceedings of 19th International Advances in Cryptology Conference - CRYPTO '99, 1999, pp. 388-397.
2. Gandolfi K., Mourtel C., Olivier F. Electromagnetic analysis: concrete results. Cryptographic Hardware and Embedded Systmes (CHES 2001) LNCS 2162. 2001.
3. Quisquater J.-J. ElectroMagnetic analysis EMA: measures and coutermeasures for smart cards, Smart Card Programming and Security, 2001;. pp. 200-210, LNCS 2140.
4. P.C. Kocher, Timing attacks on implementations of Diffe-Hellman, RSA, DSS, and other systems, Proceedings of the 16th International Advances in Cryptology Conference - CRYPTO '96, pp. 104-113, 1996.
5. E. Sprunk, Clock frequency modulation for secure microprocessors. US Patent 5404402, filed December 1993.
6. Anderson R., Kuhn M. Tamper resistance a cautionary note, Second USENIX Workshop on Electronic Commerce, (Oakland, California). 1996;. pp. 1-11, USENIX, November.
7. Quisquater J.-J., Samyde D. Eddy current for magnetic analysis with active sensor, eSMART. 2002;. November.
8. Skorobogatov S., Anderson R. Optical fault induction attacks. Cryptographic Hardware and Embedded Systmes (CHES 2002) Workshop. 2002.
9. Ng H., Allstot D.J. CMOS current steering logic for low-voltage mixed signal integrated circuits. IEEE Transactions on VLSI Systems. 5:(September):1997.
10. May D., Muller H.L., Smart N.P. Non-deterministic processors. Varadharajan V., Mu Y. Information Security and Privacy, LNCS 2119. 2001;115-129 Springer Verlag, Berlin. July.
11. May D., Muller H.L., Smart N.P. Random register renaming to foil DPA. Koc C.K., Naccache D., Paar C. Cryptographic Hardware and Embedded Systems CHES 2001, LNCS 2162. 2001;28-38 Springer, Berlin. May.
12. Chari S., Jutla C.S., Rao J.R., Rohatgi P. Towards sound approaches to counteract power-analysis attacks. Lecture Notes in Computer Science. 1666:1999;398-412.
13. Sparsø J., Furber S. Principles of Asynchronous Circuit Design: A Systems Perspective. 2001;Kluwer Academic Publishers, Dordrecht.
14. Muller D.E., Bartky W.S. A theory of asynchronous circuits of switching, The Proceedings of an International Symposium on the Theory. 1959;Harvard University Press. pp. 204-243.
15. D.A. Rennels, H. Kim, Concurrent error detection in self-timed VLSI, Twenty-fourth international symposium on fault-tolerant computing, 1994.
16. David I., Ginosar R., Yoeli M. Self-timed is self-checking. Journal of Electronic Testing: Theory and Applications. 6:1995;219-228.
17. S.J. Piestrak, T. Nanya, Towards totally self-checking delay-insensitive systems, Twenty-fifth international symposium on fault-tolerant computing, pp. 228-237, 1995.
18. Pradhan D.K. Fault Tolerant Computing: Theory and Techniques. vol. 1:1986;Prentice-Hall, Englewood Cliffs, NJ.
19. Seitz C.L. Introduction to VLSI Systems, ch. System Timing. 1980;Addison Wesley.
20. R.J. Anderson, E. Biham, L. Knudsen, Serpent: a proposal for the advnaced encryption Standard, 2001, http://www.cl.cam.ac.uk/̃rja14/serpent.html.