Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 103-108

  Li, Xin ^a   Le, Jiayong ^a   Pileggi, Lawrence T ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Leakage power; Statistical analysis

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; ERROR CORRECTION; MICROPROCESSOR CHIPS; MONTE CARLO METHODS; STATISTICAL METHODS;

FULL-CHIP LEAKAGE POWER; LOG-NORMAL APPROXIMATIONS; LOGARITHM; NOVEL PROJECTION; QUADRATIC MODEL;

LEAKAGE CURRENTS;

EID: 34547156269     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146941     Document Type: Conference Paper

References (16)

1. Semiconductor Industry Associate, International Technology Roadmap for Semiconductors, 2004.
2. K. Roy, S. Mukhopadhyay and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proc. IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003.
3. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi and V. De, Parameter variations and impact on circuits and microarchitecture," IEEE DAC, pp. 338-342, 2003.
4. S. Narendra, V. De, S. Borkar, D. Antoniadis and A. Chandrakasan, "Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS," IEEE ISLPED, pp. 19-23, 2002.
5. R. Rao, A. Srivastava, D. Blaauw and D. Sylvester, "Statistical estimation of leakage current considering inter- and intra-die process variation," IEEE ISLPED, pp. 84-89, 2003.
6. R. Rao, A. Devgan, D. Blaauw and D. Sylvester, "Parametric yield estimation considering leakage variability," IEEE DAC, pp. 442-447, 2004.
7. A. Srivastava, S. Shah, K. Agarwal, D. Sylvester, D. Blaauw and S. Director, "Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance," IEEE DAC, pp. 535-540, 2005.
8. S. Mukhopadhyay, A. Raychowdhury and K. Roy, "Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling," IEEE DAC, pp. 169-174, 2003.
9. S. Mukhopadhyay, A. Raychowdhury and K. Roy, "Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile," IEEE Trans. CAD, vol. 24, no. 3, pp. 363-381, Mar. 2005.
10. H. Chang, S. Sapatnekar, "Full-chip analysis of leakage power under process variations, including spatial correlations," IEEE DAC, pp. 523-528, 2005.
11. X. Li, J. Le, L. Pileggi and A. Strojwas, "Projection-based performance modeling for inter/intra-die variations," IEEE ICCAD, pp. 721-727, 2005.
12. X Li, J. Le, P. Gopalakrishnan and L. Pileggi, "Asymptotic probability extraction for non-Normal distributions of circuit performance," IEEE ICCAD, pp. 2-9, 2004.
13. G. Seber, Multivariate Observations, John Wiley & Sons, 1984.
14. A. Papoulis and S. Pillai, Probability, Random Variables and Stochastic Processes, McGraw-Hill, 2001.
15. G. Golub and C. Loan, Matrix Computations, The Johns Hopkins Univ. Press, 1996.
16. A. Odabasioglu, M. Celik and L. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. CAD, vol. 17, no. 8, pp. 645-654, Aug. 1998.