SPRINT: A tool to generate concurrent transaction-level models from sequential code

Eurasip Journal on Advances in Signal Processing

Volumn 2007, Issue , 2007, Pages

  Cockx, Johan ^a   Denolf, Kristof ^a   Vanhoof, Bart ^a   Stahl, Richard ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CONCURRENT ENGINEERING; FEEDBACK; PARALLEL PROCESSING SYSTEMS;

ERROR-PRONE TASK; SEQUENTIAL CODE; TRANSACTION-LEVEL MODELS;

SIGNAL ENCODING;

EID: 34347332421     PISSN: 16876172     EISSN: 16876180     Source Type: Journal    
DOI: 10.1155/2007/75373     Document Type: Article

References (44)

1. M. Horowitz T. Indermaur R. Gonzalez Low-power digital design. Proceedings of the IEEE Symposium on Low Power Electronics San Diego, Calif, USA 1994 8 11
2. M. Horowitz E. Alon D. Patil S. Naffziger R. Kumar K. Bernstein Scaling, power, and the future of CMOS. Proceedings of IEEE International Electron Devices Meeting (IEDM '05) Washington, DC, USA 2005 7
3. H. De Man F. Catthoor G. Goossens Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms. Proceedings of the IEEE 78 2 1990 319 335 special issue on the future of computer-aided design
4. T. H. Meng B. M. Gordon E. K. Tsern A. C. Hung Portable video-on-demand in wireless communication. Proceedings of the IEEE 83 4 1995 659 680 special issue on low power electronics
5. A. Lambrechts arpa@imec.be P. Raghavan arpa@imec.be A. Leroy arpa@imec.be Power breakdown analysis for a heterogeneous NoC platform running a video application. Proceedings of the 16th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '05) Samos, Greece 2005 179 184
6. M. A. Viredaz viredaz@computer.org D. A. Wallach kerr@alum.mit.edu Power evaluation of a handheld computer. IEEE Micro 23 1 2003 66 74
7. L. Cai D. Gajski Transaction level modeling in system level design. CECS, University of California Irvine, Calif, USA 03-10 2003
8. http://www.systemc.org/
9. B. Vanhoof M. Peon G. Lafruit J. Bormans M. Engels I. Bolsens A scalable architecture for MPEG-4 embedded zero tree coding. Proceedings of the 21st IEEE Annual Custom Integrated Circuits Conference (CICC '99) San Diego, Calif, USA 1999 65 68
10. K. Denolf ristof.denolf@imec.be C. De Vleeschouwer devlees@tele.ucl.ac.be R. Turney G. Lafruit gauthier.lafruit@imec.be J. Bormans jan.bormans@imec.be Memory centric design of an MPEG-4 video encoder. IEEE Transactions on Circuits and Systems for Video Technology 15 5 2005 609 619
11. K. Denolf A systematic design of an MPEG-4 video encoder and decoder for FPGAs. Proceedings of the Global Signal Processing Expo and Conference (GSPx '04) Santa Clara, Calif, USA 2004
12. http://www.mpeg.org/
13. Atomium http://www.imec.be/atomium
14. F. Catthoor E. de Greef S. Suytack Custom Memory Management Methodology. Kluwer Academic Publishers Boston, Mass, USA 1998
15. M. W. Hall mhall@isi.edu J. M. Anderson S. P. Amarasinghe Maximizing multiprocessor performance with the SUIF compiler. Computer 29 12 1996 84 89
16. D. A. Padua M. J. Wolfe Advanced compiler optimizations for supercomputers. Communications of the ACM 29 12 1986 1184 1201 special issue
17. M. E. Wolf M. S. Lam A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems 2 4 1991 452 471
18. D. R. Cheriton The V distributed system. Communications of the ACM 31 3 1988 314 333
19. E. A. de Kock G. Essink W. J. M. Smits YAPI: application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference (DAC '00) Los Angeles, Calif, USA 2000 402 405
20. W. A. Najjar E. A. Lee G. R. Gao Advances in the dataflow computational model. Parallel Computing 25 13-14 1999 1907 1929
21. G. Kahn J. L. Rosenfeld The semantics of simple language for parallel programming. Proceedings of the IFIP Congress on Information Processing Stockholm, Sweden North-Holland 1974 471 475
22. S. Sriram S. S. Bhattacharyya Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker New York, NY, USA 2000
23. R. Eigenmann P. McClaughry Practical tools for optimizing parallel programs. Proceedings of the SCS Multiconference Arlington, Va, USA 1993
24. I. Park M. J. Voss B. Armstrong R. Eigenmann Interactive compilation and performance analysis with ursa minor. Proceedings of the 10th International Workshop on Languages and Compilers for Parallel Computing Minneapolis, Minn, USA 1997 163 176
25. D. A. Reed P. C. Roth R. A. Aydt Scalable performance analysis: the Pablo performance analysis environment. Proceedings of the Scalable Parallel Libraries Conference Mississippi State, Miss, USA 1993 104 113
26. A. Aho R. Sethi J. D. Ullman Principles of Compiler Design. Addison-Wesley Reading, Mass, USA 1986
27. L. O. Andersen Program analysis and specialization for the C programming language. Computer Science Department, University of Copenhagen Copenhagen, Denmark 1994
28. J. M. Shapiro Embedded image coding using zero trees of wavelet coefficients. IEEE Transactions on Signal Processing 41 1993 12 3445 3462
29. J. M. Shapiro A fast technique for identifying zero trees in the EZW algorithm. Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '96) Atlanta, Ga, USA 3 1996 1455 1458
30. K. Denolf A. Chirila-Rus D. Verkest Low-power MPEG-4 video encoder design. Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS '05) Athens, Greece 2005 284 289
31. Information technology-Generic coding of audio-visual objects - part 2: visual. ISO/IEC 14496-2:2004, June 2004
32. V. Bhaskaran K. Konstantinides Image and Video Compression Standards: Algorithms and Architectures. Kluwer Academic Publishers Boston, Mass, USA 1997
33. A. C. Downton R. W. S. Tregidgo A. Cuhadar Top-down structured parallelization of embedded image processing applications. IEE Proceedings-Vision, Image and Signal Processing 141 1994 6 431 437
34. E. C. Lewis L. Snyder Pipelining wavefront computations: experiences and performance. Proceedings of the 5th IEEE International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS '00) Cancun, Mexico 2000 261 268
35. L. Snyder A Programmer's Guide to ZPL. MIT Press Cambridge, Mass, USA 1999
36. A. Das W. J. Dally P. Mattson Compiling for stream processing. Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT '06) Seattle, Wash, USA 2006 33 42
37. P. Mattson W. J. Dally S. Rixner U. J. Kapasi J. D. Owens Communication scheduling. Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '00) Cambridge, Mass, USA 2000 82 92
38. M. Gupta S. Midkiff E. Schonberg HPF compiler for the IBM SP2. Proceedings of the ACM/IEEE Supercomputing Conference 2 San Diego, Calif, USA 1995 1944 1984
39. D. B. Loveman Program improvement by source-to-source transformation. Journal of the Association for Computing Machinery 24 1 1977 121 145
40. T. Stefanov C. Zissulescu A. Turjan B. Kienhuis E. Deprettere Compaan: deriving process networks from Matlab for embedded signal processing architectures. Proceedings of the International Conference on Design Automation and Test in Europe Paris, France 2004
41. A. Turjan B. Kienhuis E. Deprettere Translating affine nested-loop programs to process networks. Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems Washington, DC, USA 2004 220 229
42. I. Karkowski H. Corporaal FP-map - an approach to the functional pipelining of embedded programs. Proceedings of the 4th International Conference on High Performance Computing (HiPC '97) Bangalore, India 1997 415 420
43. G. Ottoni R. Rangan A. Stoler M. J. Bridges D. I. August From sequential programs to concurrent threads. IEEE Computer Architecture Letters 5 2006 1 6 9
44. R. Rangan ram@cs.princeton.edu N. Vachharajani nvachhar@cs.princeton.edu M. Vachharajani manishv@cs.princeton.edu D. I. August august@cs.princeton.edu Decoupled software pipelining with the synchronization array. Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04) Antibes Juan-les-Pins, France 2004 177 188