Memory centric design of an MPEG-4 video encoder

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 15, Issue 5, 2005, Pages 609-619

  Denolf, Kristof ^a   De Vleeschouwer, Christophe ^a,b   Turney, Robert ^c   Lafruit, Gauthier ^a   Bormans, Jan ^a  

^a IMEC   (Belgium)

^b UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^c XILINX INC   (United States)

Author keywords

Cost efficient design; Design methodology; Memory optimization; Video coding

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; COST EFFECTIVENESS; DATA STORAGE EQUIPMENT; DATA TRANSFER; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE COMPRESSION; MOTION ESTIMATION; MULTIMEDIA SYSTEMS; OPTIMIZATION;

COST-EFFICIENT DESIGN; DESIGN METHODOLOGY; MEMORY OPTIMIZATION; VIDEO ENCODERS;

IMAGE CODING;

EID: 18844435998     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.846430     Document Type: Article

References (34)

1. A. Chimienti et al., "VLSI architecture for a low-power video codec system," Microelectron. J., vol. 33, no. 5, pp. 417-427, May 2002.
2. M. Takahashi et al., "A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM," IEEE J. Solid-State Circuits, vol. 35, no. 11, Nov. 2000.
3. H. Arakida et al., "A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5GOPS adaptive post filter," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 1, 2003, pp. 42-476.
4. J. H. Park et al., "MPEG-4 video codec on an ARM core and AMBA," in Proc. Workshop Exhibition on MPEG-4, 2001, pp. 95-98.
5. P. Pirsch and H.-L. Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 11, pp. 878-891, Nov. 1998.
6. A. Dasu and S. Panchanathan, "A survey of media processing approaches," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, pp. 633-645, Aug. 2002.
7. M. Ravasi and M. Mattavelli, "High-level algorithmic complexity evaluation for system design," J. Syst. Architec., vol. 48, pp. 403-427, May 2003.
8. S. Bauer et al., "The MPEG4 multimedia coding standard: Algorithms, architectures, and applications," J. VLSI Signal Process., vol. 23, no. 1, pp. 7-26, Oct. 1999.
9. F. Catthoor et al., Custom Memory Management Methodology. Norwell, MA: Kluwer, 1998.
10. L. Nachtergaele et al., "System-level power optimization of video codecs on embedded cores: A systematic approach," J. VLSI Signal Process., vol. 18, no. 2, pp. 89-111, Feb. 1998.
11. M. J. Irwin, M. Kandemir, N. Vijaykrishnan, and A. Sivasubramaniam, "A holistic approach to system-level energy optimization," in Proc. Int. Workshop Power and Timing Modeling, Optimization, and Simulation, 2000, pp. 88-107.
12. Information Technology - Generic Coding of Audio-Visual Objects-Part 2: Visual Amendment 1: Visual Extensions, ISO/IEC JTC1/SC29/WG11 14496-2N3056, Dec. 1999.
13. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards, Algorithms, and Architectures. Norwell, MA: Kluwer, 1997.
14. T. H. Meng et al., "Portable video-on-demand in wireless communication," Proc. IEEE, vol. 83, no. 4, pp. 659-680, Apr. 1995.
15. J. L. Hennessy and D. A. Patterson, Computer Architecture, a Quantitative Approach. San Francisco, CA: Morgan Kaufmann, 2003.
16. J. Bormans et al., "Integrating system-level low power methodologies into a real-life design flow," in Proc. IEEE Workshop Power and Timing Modeling, Optimization, and Simulation, 1999, pp. 19-28.
17. P. R. Panda et al., "Data and memory optimization techniques for embedded systems," ACM Trans. Design Automat. Electron. Syst., vol. 6, no. 2, pp. 149-206, Apr. 2001.
18. P. R. Panda et al., "Data memory organization and optimizations in application-specific systems," IEEE Design Test Comput., vol. 18, no. 2, pp. 56-68, Jun. 2001.
19. A. Halambi et al., "EXPRESSION: A language for architecture exploration through compiler/simulator retargetability," in Proc. 2nd ACM/IEEE Design and Test in Europe Conf. (DATE), Munich, Germany, Mar. 1999, pp. 485-490.
20. F. Catthoor, K. Danckaert, S. Wuytack, and N. Dutt, "Code transformations for data transfer and storage exploration preprocessing in multimedia processors," IEEE Design Test Comput., vol. 18, no. 2, pp. 70-82, Jun. 2001.
21. L. Benini and G. De Micheli, "System-level power optimization techniques and tools," ACM Trans. Design Automation Embedded Syst., vol. 5, no. 2, pp. 115-192, Apr. 2000.
22. Information Technology - Generic Coding of Audio-Visual Objects - Part 5 Amdl: Simulation Software, ISO/IEC JTC1/SC29WG11 14 496-5, N3508, Jul. 2000.
23. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.264/AVC baseline profile decoder complexity analysis," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 704-716, Jul. 2003.
24. P. Kuhn and W. Stechele, "Complexity analysis of the emerging MPEG-4 standard as a basis for VLSI implementation," in Proc. Int. Soc. Optical Engineering-SPIE, vol. 3309, San Jose, CA, Jan. 1998, pp. 498-509.
25. T. Chiang and Y.-Q. Zhang, "A new rate control scheme using quadratic rate distortion model," IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 1, pp. 246-250, Feb. 1997.
26. C. De Vleeschouwer, "Model-based rate control implementation for low-power video communication devices," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 12, pp. 1187-1194, Dec. 2003.
27. C. De Vleeschouwer and T. Nilsson, "Motion estimation for low power video devices," in Proc. IEEE Int. Conf. Image Processing, Thessaloniki, Greece, Oct. 2001, pp. 953-956.
28. C. De Vleeschouwer, T. Nilsson, K. Denolf, and J. Bormans, "Algorithmic and arcitectural co-design of a motion-estimation engine for low-power video devices," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, pp. 1093-1105, Dec. 2002.
29. MPEG-4 Video Verification Model Version 17.0, Jul. 2000.
30. I.-M. Pao and M.-T. Sun, "Modeling DCT coefficients for fast video encoding," IEEE Trans. Circuits Syst. Video Technol., vol. 9, no. 6, pp. 608-616, Jun. 1999.
31. E. Brockmeyer et al., "Low power memory storage and transfer organization for the MPEG-4 full pel motion estimation on a multimedia processor," IEEE Trans. Multimedia, vol. 1, no. 2, pp. 202-216, Jun. 1999.
32. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61-72, Jan. 2002.
33. L. De Vos and M. Stegherr, "Parameterizable VLIS architectures for the full-search block matching algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1309-1316, Oct. 1989.
34. N. Roma and L. Sousa, "Efficient and configurable full-search block-matching processors," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, pp. 1160-1167, Dec. 2002.