Compiling for stream processing

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2006, Issue , 2006, Pages 33-42

  Das, Abhishek ^a   Dally, William J ^a   Mattson, Peter ^b  

^a STANFORD UNIVERSITY   (United States)

^b Stream Processors Inc   (United States)

Author keywords

Coarsegrained operations; Producer consumer locality; Stream Operation Precedence (SOP); Stream programming model; Stream scheduling; StreamC; Task level parallelism

Indexed keywords

COARSEGRAINED OPERATIONS; PRODUCER CONSUMER LOCALITY; STREAM OPERATION PRECEDENCE (SOP); STREAM PROGRAMMING MODEL; STREAM SCHEDULING; STREAMC; TASK LEVEL PARALLELISM;

BANDWIDTH; COMPUTATIONAL METHODS; COMPUTER SOFTWARE; PROGRAM COMPILERS;

PARALLEL PROCESSING SYSTEMS;

EID: 34247114371     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1152154.1152164     Document Type: Conference Paper

References (22)

1. The tendra open source project. http://www.tendra.org.
2. T. Adam, K. Chandy, and J. Dickson. A comparison of list scheduling for parallel processing systems. J. Communications of the ACM, vol. 17, no. 17, pages 685-690, December 1974.
3. J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das. Evaluating the imagine stream architecture. In Proceedings of the Annual International Symposium on Computer Architecture, June 2004.
4. ClearSpeed. CSX600 datasheet. http://www.clearspeed.com/downloads/ CSX600Processor.pdf, 2005.
5. T. F. Coleman and Y. Li. An interior trust region approach for nonlinear minimization subject to bounds. SIAM Journal on Optimization, pages 418-445, 1996.
6. T. Cormen, C. Leiserson, and R. Rivest. Introduction to Algorithms. MIT Press, Cambridge, MA, 1989.
7. W. J. Dally, P. Hanrahan, M. Erez, T. J. Knight, F. Labonte, J. H. Ahn, N. Jayasena, U. Kapasi, A. Das, J. Gummaraju, and I. Buck. Merrimac: Supercomputing with streams. In Proceedings of the 2003 ACM/IEEE Conference on Supercomputing, page 35, Phoenix, Arizona, 2003.
8. M. Erez, J. H. Ahn, A. Garg, W. J. Dally, and E. Darve. Analysis and performance results of a molecular modeling application on merrimac. In Proceedings of the SC'04 Conference, Pittsburgh, Pennsylvania, November, 2004.
9. J. Fabri. Automatic storage optimization. In Proceedings of the ACM SIGPLAN 1979 Symposium on Compiler Construction, pages 83-91, 1979.
10. J. Gergov. Algorithms for compile-time memory optimization. In Proceedings of the 10th Annual ACM-SIAM Symposium on Discrete Algorithms, pages 907-908, 1999.
11. D. R. Kaiser. Loop Optimization Techniques on Multi-Issue Architectures. PhD thesis, University of Michigan, 1994.
12. T. Kanade, A. Yoshida, K. Oda, H. Kano, and M. Tanaka. A stereo machine for video-rate dense depth mapping and its new applications. In Proceedings of the 15th Computer Vision and Pattern Recognition Conference, pages 196-202, San Francisco, CA, June 18-20, 1996.
13. H. Kasahara and S. Narita. Practical multiprocessor scheduling algorithms for efficient parallel processing. IEEE Transactions on Computers, no. 11, pages 1023-1029, November 1984.
14. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, and A. Chang. Imagine: Media processing with streams. IEEE Micro, pages 35-46, Mar/Apr 2001.
15. M. Lam. Software pipelining: An effective scheduling technique for vliw machines. In Proceedings of the ACM SIGPLAN 88 Conference, on Programming Language Design and Implementation (PLDI), pages 318-328, 1988.
16. P. Mattson. A Programming System for the Imagine Media Processor. PhD thesis, Stanford University, 2001.
17. P. Mattson, W. J. Dally, S. Rixner, U. J. Kapasi, and J. D. Owens. Communication scheduling. In Proceedings of the 9th international conference on Architectural support for programming languages and operating systems(ASPLOS), volume 35, pages 82-92, Cambridge, MA, November 2000.
18. J. D. Owens. Computer Graphics on a Stream Architecture. PhD thesis, Stanford University, 2002.
19. D. Pham, S. A. M. Bollinger, M. N. Day, H. P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D.Stasiak, M. S. an M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa. The design and implementation of a first generation cell processor. In ISSCC Digest of Technical Papers, San Francisco, CA, Feb, 2005.
20. S. Rixner. Stream Processor Architecture. Kluwer Academic Publishers, Boston, MA, 2001.
21. D. van der Spoel et al. Gromacs user manual version 3.1. http://www.gromacs.org, 2001.
22. M. Wolfe. More iteration space tiling. In Proceedings of the Supercomputing 89, pages 655-664, New York, NY, November 1989.