From sequential programs to concurrent threads

IEEE Computer Architecture Letters

Volumn 5, Issue 1, 2006, Pages 6-9

  Ottoni, Guilherme ^a   Rangan, Ram ^a   Stoler, Adam ^a   Bridges, Matthew J ^a   August, David I ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCIES; DUAL-CORE PROCESSOR MODELS; SEQUENTIAL CODES; SEQUENTIAL PROGRAMS;

CODES (SYMBOLS); CONCURRENT ENGINEERING; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PROGRAM COMPILERS; SEQUENTIAL CIRCUITS; TIMING CIRCUITS;

PROGRAMMING THEORY;

EID: 33947329480     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2006.1     Document Type: Article

References (11)

1. D. I. August, D. A. Connors, S. A. Mahlke, J. W. Sias, K. M. Crozier, B. Cheng, P. R. Eaton, Q. B. Olaniran, and W. W. Hwu, "Integrated predication and speculative execution in the IMPACT EPIC architecture," in Proc. of Int'l. Symp. on Computer Architecture, 1998.
2. R. D. Barnes, E. M. Nystrom, J. W. Sias, S. J. Patel, N. Navarro, and W. W. Hwu, "Beating in-order stalls with 'flea-flicker' two-pass pipelining," in Proc. of the Int'l. Symp. on Microarchitecture, 2003.
3. A. Bhowmik and M. Franklin, "A general compiler framework for speculative multithreading," in Proceedings of the 14th ACM Symposium on Parallel Algorithms and Architectures, 2002, pp. 99-108.
4. B. Cuo, M. J. Bridges, S. Triantafyllis, G. Ottoni, E. Raman, and D. I. August, "Practical and accurate low-level pointer analysis," in Proc. of the Int'l. Symp. on Code Generation and Optimization, 2005.
5. W. W. Hwu and P. P. Chang, "Inline function expansion for compiling realistic C programs," in Proc. of ACM Conf. on PLDI, 1989.
6. T. A. Johnson, R. Eigenmann, and T. N. Vijaykumar, "Min-cut program decomposition for thread-level speculation," in Proc. of ACM Conf. on Programming Language Design and Implementation, 2004, pp. 59-70.
7. K. Kennedy and J. R. Allen, Optimizing compilers for modern architectures. Morgan Kaufmann Publishers Inc., 2002.
8. D. Kim and D. Yeung, "A study of source-level compiler algorithms for automatic construction of pre-execution code," ACM Trans. Comput. Syst., vol. 22, no. 3, pp. 326-379, 2004.
9. R. Rangan, N. Vachharajani, M. Vachharajani, and D. I. August, "Decoupled software pipelining with the synchronization array," in Proc. of Int'l. Conf. on Parallel Architectures and Compilation Techniques, 2004.
10. J.-Y. Tsai, J. Huang, C. Amlo, D. J. Lilja, and P.-C. Yew, "The superlhreaded processor architecture," IEEE Transactions on Computers, vol. 48, no. 9, pp. 881-902, 1999.
11. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August, "Microarchitectural exploration with Liberty," in Proc. of Int'l. Symp. on Microarchitecture, 2002, pp. 271-282.