Formal verification of analog and mixed signal designs: Survey and comparison

4th International IEEE North-East Workshop on Circuits and Systems, NEWCAS 2006 - Conference Proceedings

Volumn , Issue , 2006, Pages 281-284

  Zaki, Mohamed H ^a   Tahar, Sofiène ^a   Bois, Guy ^b  

^a Dept of Electrical and Computer Engineering   (Canada)

^b ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIGITAL CIRCUITS; ELECTRONIC EQUIPMENT; INTEGRATED CIRCUITS; INTERFACES (MATERIALS);

ANALOG AND MIXED SIGNAL (AMS) CIRCUITS; DIGITAL DESIGNS; MIXED SIGNAL DESIGNS;

SIGNAL ANALYSIS;

EID: 34250702093     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2006.250926     Document Type: Conference Paper

References (19)

1. A. Balivada, Y. V, Hoskote, J. A. Abraham: Verification of transient response of linear analog circuits. IEEE VLSI Test Symposium, 1995: 42-47.
2. L. Hedrich and E. Barke, A Formal Approach to Nonlinear Analog Circuit Verification. IEEE/ACM Intl. Conference on CAD, November 1995: 123-127.
3. L. Hedrich and E. Barke, A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances. IEEE/ ACM Design, Automation and Test in Europe, 1998: 649-654.
4. A. Salem. Semi-formal verification of VHDL-AMS descriptors. IEEE Int. Symposium on Circuits and Systems, 2002.
5. R.P. Kurshan and K.L. McMillan. Analysis of digital circuits through symbolic reduction. IEEE Trans, on Computer-Aided Design 10:13501371, 1991.
6. Mark R. Greenstreet, lan Mitchell. Reachability Analysis Using Polygonal Projections. HSCC, LNCS 1569, springer: 103-116, 1999, HSCC, LNCS 1386, springer: 159-174, 1998.
7. T. Dang, A. Douze, O. Maler: Verification of analog and mixed-signal circuits using hybrid system techniques. In: Formal Methods in ComputerAided Design, LNCS 3312, springer: 14-17, 2004.
8. S. Gupta, B.H. Krogh, R.A. Rutenbar: Towards formal verification of analog designs, IEEE/ACM International Conference on Computer Aided Design: 210 - 217, 2004.
9. W. Hartong, et al.: "Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking," Advanced Formal Verification, Kluwer: 205-245, 2004,
10. D. Orabowski, et al.: Time Constrained Verification of Analog Circuits using Model-Checking Algorithms.Workshop on Formal Verification of Analog Circuits, 2005.
11. S. Little, et al.: Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets. ATVA, LNCS 3299, springer: 426-440, 2004.
12. C. Myers, et al.: The Case for Analog Circuit Verification. Workshop on Formal Verification of Analog Circuits, 2005.
13. M. Freibothe, et al.: Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking, Workshop on Formal Verification of Analog Circuits, 2005
14. O. Maler, D. Nickovic: Monitoring Temporal Properties of Continuous Signals. FORMATS/FTRTFT, LNCS 3253, Springer: 152-166, 2004.
15. G. Frehse, B. Krogh, R. Rutenbar, O. Maler Time Domain Verification of Oscillator Circuit Properties, Workshop on Formal Verification of Analog Circuits, 2005
16. T. R. Dastidar, P. P. Chakrabarti: A Verification System for Transient Response of Analog Circuits Using Model Checking. VLSI Design: 195-200, 2005.
17. A. Ghosh and R. Vemuri: Formal Verification of Synthesized Analog Circuits. In ACM/IEEE Int. Conference on Computer Design: 40-45, 1999.
18. K. Hanna: Reasoning About Analog-Level Implementations of Digital Systems. Formal Methods in System Design 16(2): 127-158, 2000.
19. K. Hanna: Reasoning about Real Circuits. TPHOLs, LNCS 859, Springer: 235-253, 1994.