-
1
-
-
0022191522
-
Automatic verification of sequential circuits using temproal logic
-
Tokyo
-
M. Browne, E. Clarke, D. Dill, and B. Mishra, “ Automatic verification of sequential circuits using temproal logic,” in Prof. Conf. on Hardware Description Languages, Tokyo, 1985.
-
(1985)
Prof. Conf. on Hardware Description Languages
-
-
Browne, M.1
Clarke, E.2
Dill, D.3
Mishra, B.4
-
2
-
-
0020098829
-
Hardware specification with temporal logic: An example
-
G. V. Bochmann, “Hardware specification with temporal logic: An example,” IEEE Trans. Comput., vol. C-31, pp. 223-231, 1982.
-
(1982)
IEEE Trans. Comput.
, vol.C-31
, pp. 223-231
-
-
Bochmann, G.V.1
-
3
-
-
84869404094
-
An algorithm for mos logic simulation
-
R. E. Bryant, “An algorithm for mos logic simulation,” Lambda, vol. 1, pp. 46-53, 1980.
-
(1980)
Lambda
, vol.1
, pp. 46-53
-
-
Bryant, R.E.1
-
4
-
-
0016048965
-
Theories of automata on w-tapes: A simplified approach
-
Y. Choueka, “Theories of automata on w-tapes: A simplified approach,” J. Comp. Sys. Sci., vol. 8, pp. 117-141, 1974.
-
(1974)
J. Comp. Sys. Sci.
, vol.8
, pp. 117-141
-
-
Choueka, Y.1
-
5
-
-
0015605213
-
Anomalous behavior of synchronizer and arbiter circuits
-
T. J. Chaney and C. E. Molnar, “Anomalous behavior of synchronizer and arbiter circuits,” IEEE Trans. Comput., vol. 22, pp. 421- 422, 1973.
-
(1973)
IEEE Trans. Comput.
, vol.22
, pp. 421-422
-
-
Chaney, T.J.1
Molnar, C.E.2
-
6
-
-
0016520116
-
Theoretical and experimental behavior of synchronizers operating in the metastable region
-
G. R. Couranz and D. F. Wann, “Theoretical and experimental behavior of synchronizers operating in the metastable region,” IEEE Trans. Comput., vol. 24, pp. 604-616, 1975.
-
(1975)
IEEE Trans. Comput.
, vol.24
, pp. 604-616
-
-
Couranz, G.R.1
Wann, D.F.2
-
7
-
-
0022184501
-
Automatic verification of asynchronous circuits using temporal logic
-
D. L. Dill and E. M. Clarke, “Automatic verification of asynchronous circuits using temporal logic,” in Proc. Chapel Hill Conf. on VLSI, 1985.
-
(1985)
Proc. Chapel Hill Conf. on VLSI
-
-
Dill, D.L.1
Clarke, E.M.2
-
8
-
-
84911536000
-
Syntax-directed verification of circuit function
-
Rockville, MD: Computer Science
-
M. J. Foster, “Syntax-directed verification of circuit function,” in H. T. Kung et al., ed. VLSI Systems and Computations. Rockville, MD: Computer Science, 1981, pp. 203-212.
-
(1981)
VLSI Systems and Computations
, pp. 203-212
-
-
Foster, M.J.1
-
9
-
-
65749312805
-
Description and reasoning of vlsi circuit in temporal logic
-
A. Fusaoka, H. Seki, and K. Takahashi, “Description and reasoning of vlsi circuit in temporal logic,” New Generation Computing, vol. 2, pp. 79-90, 1984.
-
(1984)
New Generation Computing
, vol.2
, pp. 79-90
-
-
Fusaoka, A.1
Seki, H.2
Takahashi, K.3
-
11
-
-
0040185600
-
Reducibility in analysis of coordination
-
R. P. Kurshan, “Reducibility in analysis of coordination,” in LNCIS, vol. 103, 1987, pp. 19-39.
-
(1987)
LNCIS
, vol.103
, pp. 19-39
-
-
Kurshan, R.P.1
-
12
-
-
85031714668
-
Analysis of discrete event coordination
-
—, “Analysis of discrete event coordination,” in LNCS, vol. 430, 1990, pp. 414-453.
-
(1990)
LNCS
, vol.430
, pp. 414-453
-
-
-
13
-
-
0004263265
-
Introduction to VLSI Systems. Reading
-
MA: Addison-Wesley
-
C. A. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
-
-
-
Mead, C.A.1
Conway, L.2
-
14
-
-
67650654354
-
Temporal specifications of self-timed systems
-
H. T. Kung et al., ed., MD: Computer Science
-
Y. Malachi and S. S. Owicki, “Temporal specifications of self-timed systems,” in H. T. Kung et al., ed., VLSI Systems and Computations, Rockville, MD: Computer Science, 1981, pp. 203-212.
-
(1981)
VLSI Systems and Computations, Rockville
-
-
Malachi, Y.1
Owicki, S.S.2
-
15
-
-
0003915801
-
SPICE 2, A computer program to simulate semiconductor circuits
-
A. W. Nagel, “SPICE 2, A computer program to simulate semiconductor circuits,” Univ. Calif., Berkeley, 1975.
-
(1975)
Univ. Calif., Berkeley
-
-
Nagel, A.W.1
-
16
-
-
85061075796
-
Survey of analysis, simulation and modelling for large scale logic circuits
-
A. E. Ruehli, “Survey of analysis, simulation and modelling for large scale logic circuits,” in Proc. 18th IEEE Design Automation Conf., 1981, pp. 124-129.
-
(1981)
Proc. 18th IEEE Design Automation Conf
, pp. 124-129
-
-
Ruehli, A.E.1
-
17
-
-
0001951703
-
System timing
-
C. Mead and L. Conway, eds.
-
C. L. Seitz, “System timing,” in C. Mead and L. Conway, eds. Introduction to VLSI Systems, Reading, MA: Addison-Wesley, 1980, pp. 218-262.
-
Introduction to VLSI Systems
-
-
Seitz, C.L.1
|