A coverage metric for the validation of interacting processes

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Harris, Ian G ^a  

^a Irvine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; ERROR ANALYSIS; LOGIC DESIGN;

COVERAGE COMPUTATION; COVERAGE METRICS; DESIGN COMPLEXITY; DESIGN ERRORS;

SYSTEMS ANALYSIS;

EID: 34047152854     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243900     Document Type: Conference Paper

References (25)

1. B. Beizer. Software Testing Techniques, Second Edition. Van Nostrand Reinhold, 1990.
2. K.-T. Cheng and J.-Y. Jou. A functional fault model for sequential machines. IEEE Transactions on Computer-Aided Design, 11(9):1065-1073, September 1992.
3. M. Chiodo, P. Giusto, A. Jurecska, H. Hsieh, A. Sangiovanni-Vincentelli, and L. Lavagno. Hardware-software codesign of embedded systems. IEEE Micro, pages 26-36, August 1994.
4. F. Corno, M. S. Reorda, and G. Squillero. Rt-level itc 99 benchmarks and first atpg results. IEEE Design and Test of Computers, pages 44-53, July-August 2000.
5. F. Corno, M. S. Reorda, G. Squillero, A. Manzone, and A. Pincetti. Automatic test bench generation for validation of RT-level descriptions: an industrial experience. In Design Automation and Test in Europe, pages 385-389, 2000.
6. S. Devadas, A. Ghosh, and K. Keutzer. An observability-based code coverage metric for functional simulation. In International Conference on Computer-Aided Design, pages 418-425, November 1996.
7. O. Edelstein, E. Farchi, E. Goldin, Y. Nir, G. Ratsaby, and S. Ur. Framework for testing multi-threaded java programs. Concurrency and Computation: Practice and Experience, 15(3-5):485-499, July 2003.
8. F. Fallah, S. Devadas, and K. Keutzer. Occom: Efficient computation of observability-based code coverage metrics for functional verification. In Design Automation Conference, pages 152-157, June 1998.
9. F. Ferrandi, F. Fummi, E. Macii, M. Poncino, and D. Sciuto. Symbolic optimization of interacting controllers based on redundancy identification and removal. IEEE Transactions on Computer-Aided Design, 19(7):760-772, July 2000.
10. D. D. Gajski and F. Vahid. Specification and design of embedded hardware-software systems. IEEE Design and Test of Computers, 12(1):53-67, 1995.
11. A. Hajjar, T. Chen, and A. von Mayrhauser. On statistical behavior of branch coverage in testing behavioral vhdl models. In High Level Design Validation and Test Workshop, pages 89-94, 2000.
12. I. G. Harris. Hardware-software covalidation: Fault models and test generation. IEEE Design and Test of Computers, 20(4):40-47, July-August 2003.
13. Z. Hasan and M. Ciesielski. Functional verification & simulation of fsm networks. In VLSI Test Symposium, pages 326-332, April 1993.
14. Z. Kohavi. Switching and Finite Automata Theory. McGraw Hill, 1978.
15. D. Lee and M. Yannakakis. Principles and methods of testing finite state machines - a survey. IEEE Transactions on Computers, 84(8):1090-1123, August 1996.
16. N. Malik, S. Roberts, A. Pita, and R. Dobson. Automaton: an autonomous coverage-based multiprocessor system verification environment. In IEEE International Workshop on Rapid System Prototyping, pages 168-172, June 1997.
17. D. Moundanos, J. A. Abraham, and Y. V. Hoskote. Abstraction techniques for validation coverage analysis and test generation. IEEE Transactions on Computers, 47(1):2-14, January 1998.
18. T. K. Shih, C.-M. Chung, Y.-H. Wang, Y.-F. Kuo, and W.-C. Lin. Software testing and metrics for concurrent computation. In Third Asia-Pacific Software Engineering Conference, pages 336-344, 1996.
19. S. Tasiran and K. Keutzer. Coverage metrics for functional validation of hardware designs. IEEE Design and Test of Computers, 18(4):36-45, July/August 2001.
20. R. N. Taylor, D. L. Levine, and C. D. Kelly. Structural testing of concurrent programs. IEEE Transactions on Software Engineering, 18(3):206-215, March 1992.
21. P. A. Thaker, V. D. Agrawal, and M. E. Zaghloul. Validation vector grade (VVG): A new coverage metric for validation and test. In VLSI Test Symposium, pages 182-188, 1999.
22. S. Verma, K. Ramineni, and I. G. Harris. An efficient control-oriented coverage metric. In Asian-Pacific Design Automation Conference, 2005.
23. A. von Mayrhauser, T. Chen, J. Kok, C. Anderson, A. Read, and A. Hajjar. On choosing test criteria for behavioral level harware design verification. In High Level Design Validation and Test Workshop, pages 124-130, 2000.
24. H. Y. Wang and R. K. Brayton. Exploitation of input don't care sequences in logic optimization of fsm networks. In International Conference on Computer-Aided Design, pages 728-735, November 1995.
25. Q. Zhang and I. G. Harris. A data flow fault coverage metric for validation of behavioral hdl descriptions. In International Conference on Computer-Aided Design, November 2000.